HenrykRichter c8ff432e7a Logic update ...

- fix LAN port byte swap with byte writes
  - swap UDS/LDS mapping to WRL/WRL
  - duplicate LAN DQ bytes by re-using ClockPort logic
  - issues:
    - DQ logic doesn't fit in one Function Block anymore
    - some optimization/relaxation might be needed

2018-04-30 08:11:45 +02:00

227 KiB

Raw History

View Raw