HenrykRichter
c8ff432e7a
Logic update
...
- fix LAN port byte swap with byte writes
- swap UDS/LDS mapping to WRL/WRL
- duplicate LAN DQ bytes by re-using ClockPort logic
- issues:
- DQ logic doesn't fit in one Function Block anymore
- some optimization/relaxation might be needed
2018-04-30 08:11:45 +02:00
..
2018-02-01 02:17:20 +01:00
2018-02-09 00:41:02 +01:00
2018-02-09 00:41:02 +01:00
2018-02-03 17:38:48 +01:00
2018-02-03 17:38:48 +01:00
2018-02-01 02:17:20 +01:00
2016-12-15 20:59:46 +01:00
2017-01-15 00:14:51 +01:00
2017-01-07 22:38:11 +01:00
2017-01-16 00:47:11 +01:00
2017-01-16 00:47:11 +01:00
2017-12-21 21:46:51 +01:00
2017-12-21 21:46:51 +01:00
2018-02-03 17:38:48 +01:00
2018-02-03 17:38:48 +01:00
2018-02-09 00:41:02 +01:00
2017-01-16 00:47:11 +01:00
2016-12-15 20:59:46 +01:00
2018-02-01 02:17:20 +01:00
2017-12-26 10:25:31 +01:00
2017-12-22 11:32:26 +01:00
2016-12-28 23:47:02 +01:00
2018-02-03 17:38:48 +01:00
2018-02-03 17:38:48 +01:00
2017-01-07 23:34:34 +01:00
2018-02-03 17:38:48 +01:00
2018-04-30 08:11:45 +02:00
2016-12-15 20:59:46 +01:00
2018-02-03 17:38:48 +01:00
2017-01-07 23:34:34 +01:00
2018-02-03 17:38:48 +01:00
2018-02-01 02:17:20 +01:00
2018-02-03 17:38:48 +01:00
2018-02-01 02:17:20 +01:00
2018-02-03 17:38:48 +01:00
2018-02-03 17:38:48 +01:00
2016-12-15 20:59:46 +01:00
2018-02-03 17:38:48 +01:00
2016-12-15 20:59:46 +01:00
2018-02-01 02:17:20 +01:00
2017-01-15 00:14:51 +01:00
2018-01-24 21:58:18 +01:00
2018-04-30 08:11:45 +02:00
2018-02-03 17:38:48 +01:00
2018-02-03 17:38:48 +01:00
2017-01-15 00:14:51 +01:00
2018-02-09 00:41:02 +01:00
2017-12-21 21:46:51 +01:00
2017-01-26 22:24:01 +01:00
2017-01-26 22:03:20 +01:00
2016-12-15 20:59:46 +01:00
2018-02-03 17:38:48 +01:00
2017-01-15 00:14:51 +01:00
2016-12-29 00:01:23 +01:00
2018-02-01 02:17:20 +01:00