5363 lines
228 KiB
Plaintext
5363 lines
228 KiB
Plaintext
MDF Database: version 1.0
|
|
MDF_INFO | LAN_IDE_CP | XC95288XL-10-TQ144
|
|
MACROCELL | 8 | 10 | Z3_DATA<0>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<0>.PIN | DQ<8>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 217 | 231 | 147 | 158
|
|
EQ | 6 |
|
|
A<8>.D = DQ_SWAP & DQ<8>.PIN
|
|
# !DQ_SWAP & DQ<0>.PIN;
|
|
A<8>.CLK = CLK_EXT; // GCK
|
|
A<8>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<8>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<8>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 5 | Z3_DATA<10>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<10>.PIN | DQ<2>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 234 | 220 | 147 | 158
|
|
EQ | 6 |
|
|
A<18>.D = DQ_SWAP & DQ<2>.PIN
|
|
# !DQ_SWAP & DQ<10>.PIN;
|
|
A<18>.CLK = CLK_EXT; // GCK
|
|
A<18>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<18>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<18>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 2 | Z3_DATA<11>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<11>.PIN | DQ<3>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 207 | 219 | 147 | 158
|
|
EQ | 6 |
|
|
A<19>.D = DQ_SWAP & DQ<3>.PIN
|
|
# !DQ_SWAP & DQ<11>.PIN;
|
|
A<19>.CLK = CLK_EXT; // GCK
|
|
A<19>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<19>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<19>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 1 | Z3_DATA<12>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<4>.PIN | DQ<12>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 225 | 235 | 147 | 158
|
|
EQ | 6 |
|
|
A<20>.D = DQ_SWAP & DQ<4>.PIN
|
|
# !DQ_SWAP & DQ<12>.PIN;
|
|
A<20>.CLK = CLK_EXT; // GCK
|
|
A<20>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<20>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<20>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 16 | Z3_DATA<13>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<13>.PIN | DQ<5>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 204 | 221 | 147 | 158
|
|
EQ | 6 |
|
|
A<21>.D = DQ_SWAP & DQ<5>.PIN
|
|
# !DQ_SWAP & DQ<13>.PIN;
|
|
A<21>.CLK = CLK_EXT; // GCK
|
|
A<21>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<21>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<21>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 14 | Z3_DATA<14>
|
|
ATTRIBUTES | 8685506 | 0
|
|
OUTPUTMC | 1 | 14 | 13
|
|
INPUTS | 9 | DQ_SWAP | DQ<14>.PIN | DQ<7>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5 | LAN_SM_FSM_FFd12.EXP
|
|
INPUTMC | 5 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1 | 14 | 15
|
|
INPUTP | 4 | 236 | 226 | 147 | 158
|
|
EXPORTS | 1 | 14 | 13
|
|
IMPORTS | 1 | 14 | 15
|
|
EQ | 8 |
|
|
A<22>.D = !DQ_SWAP & DQ<14>.PIN
|
|
;Imported pterms FB15_16
|
|
# DQ_SWAP & DQ<6>.PIN;
|
|
A<22>.CLK = CLK_EXT; // GCK
|
|
A<22>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<22>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<22>.CE = LAN_SM_FSM_FFd5;
|
|
Z3_DATA<14>.EXP = DQ_SWAP & DQ<7>.PIN
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 13 | Z3_DATA<15>
|
|
ATTRIBUTES | 8685506 | 0
|
|
OUTPUTMC | 1 | 14 | 12
|
|
INPUTS | 12 | DQ_SWAP | DQ<15>.PIN | UDS | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5 | LDS | A<13>.PIN | LAN_SM_FSM_FFd13 | Z3_DATA<14>.EXP
|
|
INPUTMC | 6 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1 | 8 | 2 | 14 | 14
|
|
INPUTP | 6 | 202 | 155 | 147 | 158 | 157 | 123
|
|
EXPORTS | 1 | 14 | 12
|
|
IMPORTS | 1 | 14 | 14
|
|
EQ | 9 |
|
|
A<23>.D = !DQ_SWAP & DQ<15>.PIN
|
|
;Imported pterms FB15_15
|
|
# DQ_SWAP & DQ<7>.PIN;
|
|
A<23>.CLK = CLK_EXT; // GCK
|
|
A<23>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<23>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<23>.CE = LAN_SM_FSM_FFd5;
|
|
Z3_DATA<15>.EXP = UDS & LDS & !DQ_SWAP & A<13>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 8 | 13 | Z3_DATA<1>
|
|
ATTRIBUTES | 8685506 | 0
|
|
OUTPUTMC | 1 | 8 | 14
|
|
INPUTS | 21 | Z3 | D<8>.PIN | D<9>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5 | D<10>.PIN | LAN_BASEADR<10> | LAN_BASEADR<8> | LAN_BASEADR<9> | SHUT_UP_Z2<0> | A<13>.PIN | A<14>.PIN | $OpTx$FX_DC$461 | $OpTx$FX_DC$462 | $OpTx$FX_DC$463 | $OpTx$INV$437 | $OpTx$INV$436 | IDE_ENABLE.EXP
|
|
INPUTMC | 13 | 11 | 2 | 8 | 1 | 14 | 1 | 0 | 12 | 0 | 1 | 6 | 0 | 12 | 0 | 2 | 6 | 2 | 5 | 2 | 4 | 5 | 17 | 4 | 5 | 8 | 12
|
|
INPUTP | 8 | 151 | 32 | 73 | 147 | 158 | 74 | 123 | 125
|
|
EXPORTS | 1 | 8 | 14
|
|
IMPORTS | 1 | 8 | 12
|
|
EQ | 15 |
|
|
A<9>.D = ;Imported pterms FB9_13
|
|
DQ_SWAP & DQ<9>.PIN
|
|
# !DQ_SWAP & DQ<1>.PIN;
|
|
A<9>.CLK = CLK_EXT; // GCK
|
|
A<9>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<9>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<9>.CE = LAN_SM_FSM_FFd5;
|
|
Z3_DATA<1>.EXP = Z3 & D<8>.PIN & D<9>.PIN & !D<10>.PIN &
|
|
!LAN_BASEADR<10> & LAN_BASEADR<8> & LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
# Z3 & !D<8>.PIN & !D<9>.PIN & D<10>.PIN &
|
|
LAN_BASEADR<10> & !LAN_BASEADR<8> & !LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 8 | 16 | Z3_DATA<2>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<10>.PIN | DQ<2>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 234 | 220 | 147 | 158
|
|
EQ | 6 |
|
|
A<10>.D = DQ_SWAP & DQ<10>.PIN
|
|
# !DQ_SWAP & DQ<2>.PIN;
|
|
A<10>.CLK = CLK_EXT; // GCK
|
|
A<10>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<10>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<10>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 2 | Z3_DATA<3>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<11>.PIN | DQ<3>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 207 | 219 | 147 | 158
|
|
EQ | 6 |
|
|
A<11>.D = DQ_SWAP & DQ<11>.PIN
|
|
# !DQ_SWAP & DQ<3>.PIN;
|
|
A<11>.CLK = CLK_EXT; // GCK
|
|
A<11>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<11>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<11>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 4 | Z3_DATA<4>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<12>.PIN | DQ<4>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 235 | 225 | 147 | 158
|
|
EQ | 6 |
|
|
A<12>.D = DQ_SWAP & DQ<12>.PIN
|
|
# !DQ_SWAP & DQ<4>.PIN;
|
|
A<12>.CLK = CLK_EXT; // GCK
|
|
A<12>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<12>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<12>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 9 | Z3_DATA<5>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<13>.PIN | DQ<5>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 204 | 221 | 147 | 158
|
|
EQ | 6 |
|
|
A<13>.D = DQ_SWAP & DQ<13>.PIN
|
|
# !DQ_SWAP & DQ<5>.PIN;
|
|
A<13>.CLK = CLK_EXT; // GCK
|
|
A<13>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<13>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<13>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 10 | Z3_DATA<6>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<14>.PIN | DQ<6>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 236 | 227 | 147 | 158
|
|
EQ | 6 |
|
|
A<14>.D = DQ_SWAP & DQ<14>.PIN
|
|
# !DQ_SWAP & DQ<6>.PIN;
|
|
A<14>.CLK = CLK_EXT; // GCK
|
|
A<14>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<14>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<14>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 12 | 7 | Z3_DATA<7>
|
|
ATTRIBUTES | 8685506 | 0
|
|
OUTPUTMC | 1 | 12 | 8
|
|
INPUTS | 13 | DQ_SWAP | DQ<15>.PIN | A<5> | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5 | A<4> | A<2> | A<1> | AUTO_CONFIG_Z2_DONE<0> | D_Z2_OUT<3>.EXP
|
|
INPUTMC | 6 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1 | 5 | 16 | 12 | 6
|
|
INPUTP | 7 | 202 | 91 | 147 | 158 | 97 | 101 | 107
|
|
EXPORTS | 1 | 12 | 8
|
|
IMPORTS | 1 | 12 | 6
|
|
EQ | 9 |
|
|
A<15>.D = DQ_SWAP & DQ<15>.PIN
|
|
;Imported pterms FB13_7
|
|
# !DQ_SWAP & DQ<7>.PIN;
|
|
A<15>.CLK = CLK_EXT; // GCK
|
|
A<15>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<15>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<15>.CE = LAN_SM_FSM_FFd5;
|
|
Z3_DATA<7>.EXP = !A<5> & !A<4> & A<2> & A<1> &
|
|
!AUTO_CONFIG_Z2_DONE<0>
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 10 | Z3_DATA<8>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<0>.PIN | DQ<8>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 217 | 231 | 147 | 158
|
|
EQ | 6 |
|
|
A<16>.D = DQ_SWAP & DQ<0>.PIN
|
|
# !DQ_SWAP & DQ<8>.PIN;
|
|
A<16>.CLK = CLK_EXT; // GCK
|
|
A<16>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<16>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<16>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 7 | Z3_DATA<9>
|
|
ATTRIBUTES | 8685506 | 0
|
|
INPUTS | 8 | DQ_SWAP | DQ<1>.PIN | DQ<9>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | FCS | RW | LAN_ACCESS | LAN_SM_FSM_FFd5
|
|
INPUTMC | 4 | 8 | 14 | 11 | 2 | 8 | 1 | 14 | 1
|
|
INPUTP | 4 | 216 | 209 | 147 | 158
|
|
EQ | 6 |
|
|
A<17>.D = DQ_SWAP & DQ<1>.PIN
|
|
# !DQ_SWAP & DQ<9>.PIN;
|
|
A<17>.CLK = CLK_EXT; // GCK
|
|
A<17>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
A<17>.OE = !FCS & RW & LAN_ACCESS;
|
|
A<17>.CE = LAN_SM_FSM_FFd5;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 5 | 16 | AUTO_CONFIG_Z2_DONE<0>
|
|
ATTRIBUTES | 8520560 | 0
|
|
OUTPUTMC | 54 | 5 | 16 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 11 | 3 | 2 | 0 | 15 | 6 | 9 | 0 | 2 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 4 | 17 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 10 | 12 | 15 | 12 | 7 | 12 | 5 | 13 | 10 | 0 | 7 | 0 | 14 | 0 | 16 | 1 | 4 | 1 | 5 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 11 | 3 | 13 | 6 | 2 | 6 | 6 | 12 | 4 | 12 | 13 | 12 | 17
|
|
INPUTS | 5 | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE_CYCLE<0> | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | AS
|
|
INPUTMC | 3 | 5 | 16 | 12 | 3 | 2 | 2
|
|
INPUTP | 2 | 263 | 152
|
|
EQ | 5 |
|
|
!AUTO_CONFIG_Z2_DONE<0>.D = !AUTO_CONFIG_Z2_DONE<0> &
|
|
!AUTO_CONFIG_Z2_DONE_CYCLE<0>;
|
|
AUTO_CONFIG_Z2_DONE<0>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
AUTO_CONFIG_Z2_DONE<0>.AR = !RESET;
|
|
AUTO_CONFIG_Z2_DONE<0>.CE = AS;
|
|
|
|
MACROCELL | 5 | 15 | AUTO_CONFIG_Z2_DONE<1>
|
|
ATTRIBUTES | 8520560 | 0
|
|
OUTPUTMC | 50 | 5 | 15 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 11 | 3 | 2 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 0 | 1 | 6 | 0 | 4 | 17 | 0 | 0 | 3 | 0 | 12 | 10 | 12 | 13 | 12 | 0 | 12 | 5 | 13 | 10 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 16 | 1 | 4 | 1 | 5 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 11 | 3 | 13 | 6 | 13 | 12 | 17
|
|
INPUTS | 5 | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE_CYCLE<1> | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | AS
|
|
INPUTMC | 3 | 5 | 15 | 12 | 2 | 2 | 2
|
|
INPUTP | 2 | 263 | 152
|
|
EQ | 5 |
|
|
!AUTO_CONFIG_Z2_DONE<1>.D = !AUTO_CONFIG_Z2_DONE<1> &
|
|
!AUTO_CONFIG_Z2_DONE_CYCLE<1>;
|
|
AUTO_CONFIG_Z2_DONE<1>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
AUTO_CONFIG_Z2_DONE<1>.AR = !RESET;
|
|
AUTO_CONFIG_Z2_DONE<1>.CE = AS;
|
|
|
|
MACROCELL | 5 | 14 | AUTO_CONFIG_Z2_DONE<2>
|
|
ATTRIBUTES | 8520560 | 0
|
|
OUTPUTMC | 20 | 5 | 14 | 6 | 17 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 11 | 3 | 2 | 4 | 17 | 3 | 0 | 13 | 10 | 1 | 4 | 1 | 5 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7
|
|
INPUTS | 5 | AUTO_CONFIG_Z2_DONE<2> | AUTO_CONFIG_Z2_DONE_CYCLE<2> | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | AS
|
|
INPUTMC | 3 | 5 | 14 | 6 | 17 | 2 | 2
|
|
INPUTP | 2 | 263 | 152
|
|
EQ | 5 |
|
|
!AUTO_CONFIG_Z2_DONE<2>.D = !AUTO_CONFIG_Z2_DONE<2> &
|
|
!AUTO_CONFIG_Z2_DONE_CYCLE<2>;
|
|
AUTO_CONFIG_Z2_DONE<2>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
AUTO_CONFIG_Z2_DONE<2>.AR = !RESET;
|
|
AUTO_CONFIG_Z2_DONE<2>.CE = AS;
|
|
|
|
MACROCELL | 12 | 3 | AUTO_CONFIG_Z2_DONE_CYCLE<0>
|
|
ATTRIBUTES | 4326192 | 0
|
|
OUTPUTMC | 2 | 5 | 16 | 12 | 3
|
|
INPUTS | 14 | A<5> | A<4> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE_CYCLE<0> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET
|
|
INPUTMC | 4 | 5 | 16 | 12 | 3 | 4 | 17 | 2 | 2
|
|
INPUTP | 10 | 91 | 97 | 107 | 152 | 155 | 98 | 99 | 158 | 157 | 263
|
|
EQ | 8 |
|
|
AUTO_CONFIG_Z2_DONE_CYCLE<0>.T = !A<5> & !A<4> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE_CYCLE<0> & !UDS & A<6> &
|
|
A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE_CYCLE<0> & !LDS & A<6> &
|
|
A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
AUTO_CONFIG_Z2_DONE_CYCLE<0>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
AUTO_CONFIG_Z2_DONE_CYCLE<0>.AR = !RESET;
|
|
|
|
MACROCELL | 12 | 2 | AUTO_CONFIG_Z2_DONE_CYCLE<1>
|
|
ATTRIBUTES | 4326192 | 0
|
|
OUTPUTMC | 2 | 5 | 15 | 12 | 2
|
|
INPUTS | 15 | A<5> | A<4> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE_CYCLE<1> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET
|
|
INPUTMC | 5 | 5 | 16 | 5 | 15 | 12 | 2 | 4 | 17 | 2 | 2
|
|
INPUTP | 10 | 91 | 97 | 107 | 152 | 155 | 98 | 99 | 158 | 157 | 263
|
|
EQ | 8 |
|
|
AUTO_CONFIG_Z2_DONE_CYCLE<1>.T = !A<5> & !A<4> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> &
|
|
!AUTO_CONFIG_Z2_DONE_CYCLE<1> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> &
|
|
!AUTO_CONFIG_Z2_DONE_CYCLE<1> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
AUTO_CONFIG_Z2_DONE_CYCLE<1>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
AUTO_CONFIG_Z2_DONE_CYCLE<1>.AR = !RESET;
|
|
|
|
MACROCELL | 6 | 17 | AUTO_CONFIG_Z2_DONE_CYCLE<2>
|
|
ATTRIBUTES | 4326192 | 0
|
|
OUTPUTMC | 3 | 5 | 14 | 6 | 17 | 6 | 0
|
|
INPUTS | 19 | A<5> | A<4> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | AUTO_CONFIG_Z2_DONE_CYCLE<2> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | A<2> | D<9>.PIN | LAN_BASEADR<9>
|
|
INPUTMC | 7 | 5 | 16 | 5 | 15 | 5 | 14 | 6 | 17 | 4 | 17 | 2 | 2 | 6 | 0
|
|
INPUTP | 12 | 91 | 97 | 107 | 152 | 155 | 98 | 99 | 158 | 157 | 263 | 101 | 73
|
|
EXPORTS | 1 | 6 | 0
|
|
EQ | 11 |
|
|
AUTO_CONFIG_Z2_DONE_CYCLE<2>.T = !A<5> & !A<4> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!AUTO_CONFIG_Z2_DONE_CYCLE<2> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!AUTO_CONFIG_Z2_DONE_CYCLE<2> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
AUTO_CONFIG_Z2_DONE_CYCLE<2>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
AUTO_CONFIG_Z2_DONE_CYCLE<2>.AR = !RESET;
|
|
AUTO_CONFIG_Z2_DONE_CYCLE<2>.EXP = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<9>.PIN & !LAN_BASEADR<9> & !LDS & A<6> & !A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 3 | 17 | CP_BASEADR<0>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 3 | 17 | 4 | 0 | 3 | 0
|
|
INPUTS | 18 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<8>.PIN | CP_BASEADR<0> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | SHUT_UP_Z2<2>.EXP
|
|
INPUTMC | 6 | 5 | 16 | 5 | 15 | 3 | 17 | 4 | 17 | 2 | 2 | 3 | 0
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 32 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 3 | 0
|
|
EQ | 15 |
|
|
CP_BASEADR<0>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<8>.PIN &
|
|
!CP_BASEADR<0> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<8>.PIN &
|
|
CP_BASEADR<0> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<8>.PIN &
|
|
CP_BASEADR<0> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB4_1
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<8>.PIN &
|
|
!CP_BASEADR<0> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
CP_BASEADR<0>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
CP_BASEADR<0>.AP = !RESET;
|
|
|
|
MACROCELL | 3 | 16 | CP_BASEADR<1>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 3 | 16 | 3 | 15 | 4 | 2
|
|
INPUTS | 18 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<9>.PIN | CP_BASEADR<1> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | CP_BASEADR<2>.EXP
|
|
INPUTMC | 6 | 5 | 16 | 5 | 15 | 3 | 16 | 4 | 17 | 2 | 2 | 3 | 15
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 73 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 3 | 15
|
|
EQ | 15 |
|
|
CP_BASEADR<1>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<9>.PIN &
|
|
!CP_BASEADR<1> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<9>.PIN &
|
|
CP_BASEADR<1> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<9>.PIN &
|
|
CP_BASEADR<1> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB4_16
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<9>.PIN &
|
|
!CP_BASEADR<1> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
CP_BASEADR<1>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
CP_BASEADR<1>.AP = !RESET;
|
|
|
|
MACROCELL | 3 | 15 | CP_BASEADR<2>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 5 | 3 | 15 | 4 | 0 | 3 | 14 | 4 | 2 | 3 | 16
|
|
INPUTS | 20 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<10>.PIN | CP_BASEADR<2> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | D<9>.PIN | CP_BASEADR<1> | CP_BASEADR<4>.EXP
|
|
INPUTMC | 7 | 5 | 16 | 5 | 15 | 3 | 15 | 4 | 17 | 2 | 2 | 3 | 16 | 3 | 14
|
|
INPUTP | 13 | 91 | 97 | 101 | 107 | 152 | 74 | 155 | 98 | 99 | 158 | 157 | 263 | 73
|
|
EXPORTS | 1 | 3 | 16
|
|
IMPORTS | 1 | 3 | 14
|
|
EQ | 18 |
|
|
CP_BASEADR<2>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<10>.PIN &
|
|
CP_BASEADR<2> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<10>.PIN &
|
|
CP_BASEADR<2> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB4_15
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<10>.PIN &
|
|
!CP_BASEADR<2> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<10>.PIN &
|
|
!CP_BASEADR<2> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
CP_BASEADR<2>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
CP_BASEADR<2>.AP = !RESET;
|
|
CP_BASEADR<2>.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<9>.PIN &
|
|
!CP_BASEADR<1> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 0 | 17 | CP_BASEADR<3>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 0 | 17 | 0 | 16 | 4 | 3
|
|
INPUTS | 18 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<11>.PIN | CP_BASEADR<3> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | IDE_R_OBUF.EXP
|
|
INPUTMC | 6 | 5 | 16 | 5 | 15 | 0 | 17 | 4 | 17 | 2 | 2 | 0 | 16
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 77 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 0 | 16
|
|
EQ | 15 |
|
|
CP_BASEADR<3>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<11>.PIN &
|
|
!CP_BASEADR<3> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<11>.PIN &
|
|
CP_BASEADR<3> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<11>.PIN &
|
|
CP_BASEADR<3> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB1_17
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<11>.PIN &
|
|
!CP_BASEADR<3> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
CP_BASEADR<3>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
CP_BASEADR<3>.AP = !RESET;
|
|
|
|
MACROCELL | 3 | 14 | CP_BASEADR<4>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 3 | 14 | 3 | 13 | 4 | 2 | 3 | 15
|
|
INPUTS | 20 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<12>.PIN | CP_BASEADR<4> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | D<10>.PIN | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | CP_BASEADR<2> | LDS | A_LAN_5_OBUF.EXP
|
|
INPUTMC | 7 | 5 | 16 | 5 | 15 | 3 | 14 | 4 | 17 | 2 | 2 | 3 | 15 | 3 | 13
|
|
INPUTP | 13 | 91 | 97 | 101 | 107 | 152 | 78 | 155 | 98 | 99 | 158 | 74 | 263 | 157
|
|
EXPORTS | 1 | 3 | 15
|
|
IMPORTS | 1 | 3 | 13
|
|
EQ | 21 |
|
|
CP_BASEADR<4>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<12>.PIN &
|
|
CP_BASEADR<4> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB4_14
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<12>.PIN &
|
|
!CP_BASEADR<4> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<12>.PIN &
|
|
!CP_BASEADR<4> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<12>.PIN &
|
|
CP_BASEADR<4> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
CP_BASEADR<4>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
CP_BASEADR<4>.AP = !RESET;
|
|
CP_BASEADR<4>.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<10>.PIN &
|
|
!CP_BASEADR<2> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<10>.PIN &
|
|
!CP_BASEADR<2> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 3 | 12 | CP_BASEADR<5>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 3 | 12 | 3 | 11 | 4 | 3
|
|
INPUTS | 18 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<13>.PIN | CP_BASEADR<5> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | A_LAN_2_OBUF.EXP
|
|
INPUTMC | 6 | 5 | 16 | 5 | 15 | 3 | 12 | 4 | 17 | 2 | 2 | 3 | 11
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 80 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 3 | 11
|
|
EQ | 15 |
|
|
CP_BASEADR<5>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<13>.PIN &
|
|
!CP_BASEADR<5> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<13>.PIN &
|
|
CP_BASEADR<5> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<13>.PIN &
|
|
CP_BASEADR<5> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB4_12
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<13>.PIN &
|
|
!CP_BASEADR<5> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
CP_BASEADR<5>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
CP_BASEADR<5>.AP = !RESET;
|
|
|
|
MACROCELL | 3 | 10 | CP_BASEADR<6>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 3 | 10 | 4 | 1 | 3 | 9
|
|
INPUTS | 18 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<14>.PIN | CP_BASEADR<6> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | CP_BASEADR<7>.EXP
|
|
INPUTMC | 6 | 5 | 16 | 5 | 15 | 3 | 10 | 4 | 17 | 2 | 2 | 3 | 9
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 81 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 3 | 9
|
|
EQ | 15 |
|
|
CP_BASEADR<6>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<14>.PIN &
|
|
!CP_BASEADR<6> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<14>.PIN &
|
|
CP_BASEADR<6> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<14>.PIN &
|
|
CP_BASEADR<6> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB4_10
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<14>.PIN &
|
|
!CP_BASEADR<6> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
CP_BASEADR<6>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
CP_BASEADR<6>.AP = !RESET;
|
|
|
|
MACROCELL | 3 | 9 | CP_BASEADR<7>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 3 | 9 | 4 | 0 | 3 | 8 | 3 | 10
|
|
INPUTS | 20 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<15>.PIN | CP_BASEADR<7> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | D<14>.PIN | CP_BASEADR<6> | IDE_BASEADR<4>.EXP
|
|
INPUTMC | 7 | 5 | 16 | 5 | 15 | 3 | 9 | 4 | 17 | 2 | 2 | 3 | 10 | 3 | 8
|
|
INPUTP | 13 | 91 | 97 | 101 | 107 | 152 | 89 | 155 | 98 | 99 | 158 | 157 | 263 | 81
|
|
EXPORTS | 1 | 3 | 10
|
|
IMPORTS | 1 | 3 | 8
|
|
EQ | 18 |
|
|
CP_BASEADR<7>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<15>.PIN &
|
|
CP_BASEADR<7> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<15>.PIN &
|
|
CP_BASEADR<7> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB4_9
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<15>.PIN &
|
|
!CP_BASEADR<7> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<15>.PIN &
|
|
!CP_BASEADR<7> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
CP_BASEADR<7>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
CP_BASEADR<7>.AP = !RESET;
|
|
CP_BASEADR<7>.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<14>.PIN &
|
|
!CP_BASEADR<6> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 1 | 12 | IDE_BASEADR<0>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 1 | 12 | 2 | 0 | 1 | 11 | 1 | 13
|
|
INPUTS | 21 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<8>.PIN | IDE_BASEADR<0> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | FCS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | Z3_DATA<23> | LAN_ACCESS | D_3_IOBUFE.EXP
|
|
INPUTMC | 9 | 5 | 16 | 5 | 15 | 5 | 14 | 1 | 12 | 4 | 17 | 2 | 2 | 15 | 11 | 8 | 1 | 1 | 11
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 32 | 155 | 98 | 99 | 158 | 147 | 263
|
|
EXPORTS | 1 | 1 | 13
|
|
IMPORTS | 1 | 1 | 11
|
|
EQ | 21 |
|
|
IDE_BASEADR<0>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<8>.PIN & IDE_BASEADR<0> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB2_12
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<8>.PIN & !IDE_BASEADR<0> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<8>.PIN & !IDE_BASEADR<0> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<8>.PIN & IDE_BASEADR<0> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS;
|
|
IDE_BASEADR<0>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_BASEADR<0>.AP = !RESET;
|
|
IDE_BASEADR<0>.EXP = FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<23> & RW & LAN_ACCESS
|
|
|
|
MACROCELL | 1 | 8 | IDE_BASEADR<1>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 1 | 8 | 2 | 0 | 1 | 7 | 1 | 9
|
|
INPUTS | 21 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<9>.PIN | IDE_BASEADR<1> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | FCS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | Z3_DATA<22> | LAN_ACCESS | ROM_B_0_OBUF$BUF5.EXP
|
|
INPUTMC | 9 | 5 | 16 | 5 | 15 | 5 | 14 | 1 | 8 | 4 | 17 | 2 | 2 | 10 | 7 | 8 | 1 | 1 | 7
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 73 | 155 | 98 | 99 | 158 | 147 | 263
|
|
EXPORTS | 1 | 1 | 9
|
|
IMPORTS | 1 | 1 | 7
|
|
EQ | 21 |
|
|
IDE_BASEADR<1>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<9>.PIN & IDE_BASEADR<1> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB2_8
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<9>.PIN & !IDE_BASEADR<1> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<9>.PIN & !IDE_BASEADR<1> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<9>.PIN & IDE_BASEADR<1> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS;
|
|
IDE_BASEADR<1>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_BASEADR<1>.AP = !RESET;
|
|
IDE_BASEADR<1>.EXP = FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<22> & RW & LAN_ACCESS
|
|
|
|
MACROCELL | 1 | 6 | IDE_BASEADR<2>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 1 | 6 | 1 | 5 | 2 | 17
|
|
INPUTS | 19 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<10>.PIN | IDE_BASEADR<2> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | ROM_B_0_OBUF$BUF7.EXP
|
|
INPUTMC | 7 | 5 | 16 | 5 | 15 | 5 | 14 | 1 | 6 | 4 | 17 | 2 | 2 | 1 | 5
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 74 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 1 | 5
|
|
EQ | 19 |
|
|
IDE_BASEADR<2>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<10>.PIN & !IDE_BASEADR<2> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<10>.PIN & IDE_BASEADR<2> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<10>.PIN & IDE_BASEADR<2> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB2_6
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<10>.PIN & !IDE_BASEADR<2> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS;
|
|
IDE_BASEADR<2>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_BASEADR<2>.AP = !RESET;
|
|
|
|
MACROCELL | 1 | 3 | IDE_BASEADR<3>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 1 | 3 | 1 | 4 | 2 | 17
|
|
INPUTS | 19 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<11>.PIN | IDE_BASEADR<3> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | A_LAN_6_OBUF.EXP
|
|
INPUTMC | 7 | 5 | 16 | 5 | 15 | 5 | 14 | 1 | 3 | 4 | 17 | 2 | 2 | 1 | 4
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 77 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 1 | 4
|
|
EQ | 19 |
|
|
IDE_BASEADR<3>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<11>.PIN & !IDE_BASEADR<3> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<11>.PIN & IDE_BASEADR<3> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<11>.PIN & IDE_BASEADR<3> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB2_5
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<11>.PIN & !IDE_BASEADR<3> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS;
|
|
IDE_BASEADR<3>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_BASEADR<3>.AP = !RESET;
|
|
|
|
MACROCELL | 3 | 8 | IDE_BASEADR<4>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 5 | 3 | 8 | 2 | 1 | 2 | 17 | 3 | 7 | 3 | 9
|
|
INPUTS | 21 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<12>.PIN | IDE_BASEADR<4> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | D<15>.PIN | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | CP_BASEADR<7> | LDS | A_LAN_3_OBUF.EXP
|
|
INPUTMC | 8 | 5 | 16 | 5 | 15 | 5 | 14 | 3 | 8 | 4 | 17 | 2 | 2 | 3 | 9 | 3 | 7
|
|
INPUTP | 13 | 91 | 97 | 101 | 107 | 152 | 78 | 155 | 98 | 99 | 158 | 89 | 263 | 157
|
|
EXPORTS | 1 | 3 | 9
|
|
IMPORTS | 1 | 3 | 7
|
|
EQ | 25 |
|
|
IDE_BASEADR<4>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<12>.PIN & IDE_BASEADR<4> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB4_8
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<12>.PIN & !IDE_BASEADR<4> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<12>.PIN & !IDE_BASEADR<4> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<12>.PIN & IDE_BASEADR<4> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS;
|
|
IDE_BASEADR<4>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_BASEADR<4>.AP = !RESET;
|
|
IDE_BASEADR<4>.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<15>.PIN &
|
|
!CP_BASEADR<7> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<15>.PIN &
|
|
!CP_BASEADR<7> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 3 | 6 | IDE_BASEADR<5>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 3 | 6 | 2 | 1 | 3 | 5 | 3 | 7
|
|
INPUTS | 20 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<13>.PIN | IDE_BASEADR<5> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | CP_CS | A_LAN_0_OBUF.EXP
|
|
INPUTMC | 8 | 5 | 16 | 5 | 15 | 5 | 14 | 3 | 6 | 4 | 17 | 2 | 2 | 4 | 1 | 3 | 5
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 80 | 155 | 98 | 99 | 158 | 157 | 263
|
|
EXPORTS | 1 | 3 | 7
|
|
IMPORTS | 1 | 3 | 5
|
|
EQ | 20 |
|
|
IDE_BASEADR<5>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<13>.PIN & IDE_BASEADR<5> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<13>.PIN & IDE_BASEADR<5> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB4_6
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<13>.PIN & !IDE_BASEADR<5> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<13>.PIN & !IDE_BASEADR<5> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS;
|
|
IDE_BASEADR<5>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_BASEADR<5>.AP = !RESET;
|
|
IDE_BASEADR<5>.EXP = RESET & A<3> & !CP_CS
|
|
|
|
MACROCELL | 3 | 3 | IDE_BASEADR<6>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 5 | 12 | 3 | 4 | 3 | 2
|
|
INPUTS | 19 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<15>.PIN | IDE_BASEADR<7> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | A_LAN_1_OBUF.EXP
|
|
INPUTMC | 7 | 5 | 16 | 5 | 15 | 5 | 14 | 3 | 2 | 4 | 17 | 2 | 2 | 3 | 4
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 89 | 155 | 98 | 99 | 158 | 157 | 263
|
|
EXPORTS | 1 | 3 | 2
|
|
IMPORTS | 1 | 3 | 4
|
|
EQ | 31 |
|
|
IDE_BASEADR<6>.T = ;Imported pterms FB4_5
|
|
!A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<14>.PIN & !IDE_BASEADR<6> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<14>.PIN & !IDE_BASEADR<6> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<14>.PIN & IDE_BASEADR<6> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<14>.PIN & IDE_BASEADR<6> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS;
|
|
IDE_BASEADR<6>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_BASEADR<6>.AP = !RESET;
|
|
IDE_BASEADR<6>.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<15>.PIN & !IDE_BASEADR<7> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<15>.PIN & !IDE_BASEADR<7> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<15>.PIN & IDE_BASEADR<7> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 3 | 2 | IDE_BASEADR<7>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 3 | 2 | 2 | 1 | 3 | 3 | 3 | 1
|
|
INPUTS | 21 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<15>.PIN | IDE_BASEADR<7> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | FCS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | Z3_DATA<16> | LAN_ACCESS | IDE_BASEADR<6>.EXP
|
|
INPUTMC | 9 | 5 | 16 | 5 | 15 | 5 | 14 | 3 | 2 | 4 | 17 | 2 | 2 | 15 | 16 | 8 | 1 | 3 | 3
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 89 | 155 | 98 | 99 | 158 | 147 | 263
|
|
EXPORTS | 1 | 3 | 1
|
|
IMPORTS | 1 | 3 | 3
|
|
EQ | 21 |
|
|
IDE_BASEADR<7>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<15>.PIN & IDE_BASEADR<7> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB4_4
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<15>.PIN & !IDE_BASEADR<7> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<15>.PIN & !IDE_BASEADR<7> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<15>.PIN & IDE_BASEADR<7> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS;
|
|
IDE_BASEADR<7>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_BASEADR<7>.AP = !RESET;
|
|
IDE_BASEADR<7>.EXP = FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<16> & RW & LAN_ACCESS
|
|
|
|
MACROCELL | 0 | 15 | LAN_BASEADR<0>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 0 | 15 | 4 | 5 | 0 | 14
|
|
INPUTS | 17 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | D<8>.PIN | LAN_BASEADR<0> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | IDE_A_1_OBUF$BUF0.EXP
|
|
INPUTMC | 5 | 5 | 16 | 0 | 15 | 4 | 17 | 2 | 2 | 0 | 14
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 32 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 0 | 14
|
|
EQ | 15 |
|
|
LAN_BASEADR<0>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<8>.PIN & !LAN_BASEADR<0> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<8>.PIN & LAN_BASEADR<0> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<8>.PIN & LAN_BASEADR<0> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB1_15
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<8>.PIN & !LAN_BASEADR<0> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<0>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<0>.AP = !RESET;
|
|
|
|
MACROCELL | 0 | 12 | LAN_BASEADR<10>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 6 | 0 | 12 | 8 | 14 | 0 | 13 | 8 | 2 | 8 | 13 | 8 | 15
|
|
INPUTS | 17 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<10>.PIN | LAN_BASEADR<10> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | IDE_A_2_OBUF$BUF0.EXP
|
|
INPUTMC | 5 | 5 | 15 | 0 | 12 | 4 | 17 | 2 | 2 | 0 | 13
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 74 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 0 | 13
|
|
EQ | 15 |
|
|
LAN_BASEADR<10>.T = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<10>.PIN & !LAN_BASEADR<10> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<10>.PIN & LAN_BASEADR<10> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<10>.PIN & LAN_BASEADR<10> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB1_14
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<10>.PIN & !LAN_BASEADR<10> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<10>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<10>.AP = !RESET;
|
|
|
|
MACROCELL | 0 | 10 | LAN_BASEADR<11>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 0 | 10 | 0 | 11 | 2 | 6 | 8 | 17
|
|
INPUTS | 17 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<11>.PIN | LAN_BASEADR<11> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | IDE_A_0_OBUF$BUF0.EXP
|
|
INPUTMC | 5 | 5 | 15 | 0 | 10 | 4 | 17 | 2 | 2 | 0 | 11
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 77 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 0 | 11
|
|
EQ | 15 |
|
|
LAN_BASEADR<11>.T = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<11>.PIN & !LAN_BASEADR<11> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<11>.PIN & LAN_BASEADR<11> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<11>.PIN & LAN_BASEADR<11> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB1_12
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<11>.PIN & !LAN_BASEADR<11> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<11>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<11>.AP = !RESET;
|
|
|
|
MACROCELL | 0 | 8 | LAN_BASEADR<12>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 0 | 8 | 2 | 5 | 0 | 9
|
|
INPUTS | 17 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<12>.PIN | LAN_BASEADR<12> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | IDE_CS_1_OBUF.EXP
|
|
INPUTMC | 5 | 5 | 15 | 0 | 8 | 4 | 17 | 2 | 2 | 0 | 9
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 78 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 0 | 9
|
|
EQ | 15 |
|
|
LAN_BASEADR<12>.T = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<12>.PIN & !LAN_BASEADR<12> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<12>.PIN & LAN_BASEADR<12> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<12>.PIN & LAN_BASEADR<12> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB1_10
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<12>.PIN & !LAN_BASEADR<12> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<12>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<12>.AP = !RESET;
|
|
|
|
MACROCELL | 6 | 16 | LAN_BASEADR<13>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 6 | 16 | 5 | 17 | 6 | 15
|
|
INPUTS | 17 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<13>.PIN | LAN_BASEADR<13> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | LAN_BASEADR<14>.EXP
|
|
INPUTMC | 5 | 5 | 15 | 6 | 16 | 4 | 17 | 2 | 2 | 6 | 15
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 80 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 6 | 15
|
|
EQ | 15 |
|
|
LAN_BASEADR<13>.T = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<13>.PIN & !LAN_BASEADR<13> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<13>.PIN & LAN_BASEADR<13> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<13>.PIN & LAN_BASEADR<13> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB7_16
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<13>.PIN & !LAN_BASEADR<13> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<13>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<13>.AP = !RESET;
|
|
|
|
MACROCELL | 6 | 15 | LAN_BASEADR<14>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 6 | 15 | 4 | 7 | 6 | 14 | 6 | 16
|
|
INPUTS | 19 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<14>.PIN | LAN_BASEADR<14> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | D<13>.PIN | LAN_BASEADR<13> | LAN_BASEADR<15>.EXP
|
|
INPUTMC | 6 | 5 | 15 | 6 | 15 | 4 | 17 | 2 | 2 | 6 | 16 | 6 | 14
|
|
INPUTP | 13 | 91 | 97 | 101 | 107 | 152 | 81 | 155 | 98 | 99 | 158 | 157 | 263 | 80
|
|
EXPORTS | 1 | 6 | 16
|
|
IMPORTS | 1 | 6 | 14
|
|
EQ | 18 |
|
|
LAN_BASEADR<14>.T = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<14>.PIN & LAN_BASEADR<14> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<14>.PIN & LAN_BASEADR<14> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB7_15
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<14>.PIN & !LAN_BASEADR<14> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<14>.PIN & !LAN_BASEADR<14> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<14>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<14>.AP = !RESET;
|
|
LAN_BASEADR<14>.EXP = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<13>.PIN & !LAN_BASEADR<13> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 6 | 14 | LAN_BASEADR<15>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 6 | 14 | 2 | 4 | 6 | 13 | 6 | 15
|
|
INPUTS | 19 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<15>.PIN | LAN_BASEADR<15> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | D<14>.PIN | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | LAN_BASEADR<14> | LDS | LAN_BASEADR<6>.EXP
|
|
INPUTMC | 6 | 5 | 15 | 6 | 14 | 4 | 17 | 2 | 2 | 6 | 15 | 6 | 13
|
|
INPUTP | 13 | 91 | 97 | 101 | 107 | 152 | 89 | 155 | 98 | 99 | 158 | 81 | 263 | 157
|
|
EXPORTS | 1 | 6 | 15
|
|
IMPORTS | 1 | 6 | 13
|
|
EQ | 21 |
|
|
LAN_BASEADR<15>.T = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<15>.PIN & LAN_BASEADR<15> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB7_14
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<15>.PIN & !LAN_BASEADR<15> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<15>.PIN & !LAN_BASEADR<15> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<15>.PIN & LAN_BASEADR<15> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<15>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<15>.AP = !RESET;
|
|
LAN_BASEADR<15>.EXP = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<14>.PIN & !LAN_BASEADR<14> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<14>.PIN & !LAN_BASEADR<14> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 6 | 9 | LAN_BASEADR<1>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 6 | 9 | 4 | 5 | 6 | 8
|
|
INPUTS | 17 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | D<9>.PIN | LAN_BASEADR<1> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | LAN_BASEADR<4>.EXP
|
|
INPUTMC | 5 | 5 | 16 | 6 | 9 | 4 | 17 | 2 | 2 | 6 | 8
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 73 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 6 | 8
|
|
EQ | 15 |
|
|
LAN_BASEADR<1>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<9>.PIN & !LAN_BASEADR<1> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<9>.PIN & LAN_BASEADR<1> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<9>.PIN & LAN_BASEADR<1> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB7_9
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<9>.PIN & !LAN_BASEADR<1> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<1>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<1>.AP = !RESET;
|
|
|
|
MACROCELL | 0 | 6 | LAN_BASEADR<2>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 4 | 5 | 0 | 7 | 4 | 4 | 0 | 5
|
|
INPUTS | 9 | FCS | AS | RW | AUTOCONFIG_Z2_ACCESS | Z3_DATA<20> | LAN_ACCESS | IDE_CS_0_OBUF.EXP | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET
|
|
INPUTMC | 5 | 4 | 17 | 10 | 12 | 8 | 1 | 0 | 7 | 2 | 2
|
|
INPUTP | 4 | 147 | 152 | 158 | 263
|
|
EXPORTS | 1 | 0 | 5
|
|
IMPORTS | 1 | 0 | 7
|
|
EQ | 18 |
|
|
LAN_BASEADR<2>.T = ;Imported pterms FB1_8
|
|
!A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<10>.PIN & !LAN_BASEADR<2> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<10>.PIN & !LAN_BASEADR<2> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<10>.PIN & LAN_BASEADR<2> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<10>.PIN & LAN_BASEADR<2> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<2>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<2>.AP = !RESET;
|
|
LAN_BASEADR<2>.EXP = FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<20> & RW & LAN_ACCESS
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
|
|
MACROCELL | 0 | 3 | LAN_BASEADR<3>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 0 | 3 | 4 | 4 | 0 | 2 | 0 | 4
|
|
INPUTS | 18 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | D<11>.PIN | LAN_BASEADR<3> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | FCS | D_9_IOBUFE/D_9_IOBUFE_TRST.EXP
|
|
INPUTMC | 5 | 5 | 16 | 0 | 3 | 4 | 17 | 2 | 2 | 0 | 2
|
|
INPUTP | 13 | 91 | 97 | 101 | 107 | 152 | 77 | 155 | 98 | 99 | 158 | 157 | 263 | 147
|
|
EXPORTS | 1 | 0 | 4
|
|
IMPORTS | 1 | 0 | 2
|
|
EQ | 16 |
|
|
LAN_BASEADR<3>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<11>.PIN & LAN_BASEADR<3> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<11>.PIN & LAN_BASEADR<3> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB1_3
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<11>.PIN & !LAN_BASEADR<3> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<11>.PIN & !LAN_BASEADR<3> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<3>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<3>.AP = !RESET;
|
|
LAN_BASEADR<3>.EXP = FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 6 | 8 | LAN_BASEADR<4>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 5 | 6 | 8 | 4 | 4 | 4 | 6 | 6 | 7 | 6 | 9
|
|
INPUTS | 19 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | D<12>.PIN | LAN_BASEADR<4> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | D<9>.PIN | LAN_BASEADR<1> | LAN_BASEADR<5>.EXP
|
|
INPUTMC | 6 | 5 | 16 | 6 | 8 | 4 | 17 | 2 | 2 | 6 | 9 | 6 | 7
|
|
INPUTP | 13 | 91 | 97 | 101 | 107 | 152 | 78 | 155 | 98 | 99 | 158 | 157 | 263 | 73
|
|
EXPORTS | 1 | 6 | 9
|
|
IMPORTS | 1 | 6 | 7
|
|
EQ | 18 |
|
|
LAN_BASEADR<4>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<12>.PIN & LAN_BASEADR<4> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<12>.PIN & LAN_BASEADR<4> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB7_8
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<12>.PIN & !LAN_BASEADR<4> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<12>.PIN & !LAN_BASEADR<4> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<4>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<4>.AP = !RESET;
|
|
LAN_BASEADR<4>.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<9>.PIN & !LAN_BASEADR<1> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 6 | 7 | LAN_BASEADR<5>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 4 | 6 | 7 | 4 | 6 | 6 | 6 | 6 | 8
|
|
INPUTS | 19 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | D<13>.PIN | LAN_BASEADR<5> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | D<12>.PIN | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | LAN_BASEADR<4> | LDS | EXP37_.EXP
|
|
INPUTMC | 6 | 5 | 16 | 6 | 7 | 4 | 17 | 2 | 2 | 6 | 8 | 6 | 6
|
|
INPUTP | 13 | 91 | 97 | 101 | 107 | 152 | 80 | 155 | 98 | 99 | 158 | 78 | 263 | 157
|
|
EXPORTS | 1 | 6 | 8
|
|
IMPORTS | 1 | 6 | 6
|
|
EQ | 21 |
|
|
LAN_BASEADR<5>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<13>.PIN & LAN_BASEADR<5> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB7_7
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<13>.PIN & !LAN_BASEADR<5> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<13>.PIN & !LAN_BASEADR<5> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<13>.PIN & LAN_BASEADR<5> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<5>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<5>.AP = !RESET;
|
|
LAN_BASEADR<5>.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<12>.PIN & !LAN_BASEADR<4> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<12>.PIN & !LAN_BASEADR<4> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 6 | 13 | LAN_BASEADR<6>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 6 | 12 | 5 | 17 | 6 | 14
|
|
INPUTS | 17 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<15>.PIN | LAN_BASEADR<15> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | EXP39_.EXP
|
|
INPUTMC | 5 | 5 | 15 | 6 | 14 | 4 | 17 | 2 | 2 | 6 | 12
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 89 | 155 | 98 | 99 | 158 | 157 | 263
|
|
EXPORTS | 1 | 6 | 14
|
|
IMPORTS | 1 | 6 | 12
|
|
EQ | 24 |
|
|
LAN_BASEADR<6>.T = ;Imported pterms FB7_13
|
|
!A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<14>.PIN & !LAN_BASEADR<6> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<14>.PIN & !LAN_BASEADR<6> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<14>.PIN & LAN_BASEADR<6> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<14>.PIN & LAN_BASEADR<6> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<6>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<6>.AP = !RESET;
|
|
LAN_BASEADR<6>.EXP = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<15>.PIN & !LAN_BASEADR<15> & !UDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<15>.PIN & !LAN_BASEADR<15> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<15>.PIN & LAN_BASEADR<15> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 6 | 3 | LAN_BASEADR<7>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 3 | 6 | 3 | 4 | 6 | 6 | 2
|
|
INPUTS | 17 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | D<15>.PIN | LAN_BASEADR<7> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | D_13_IOBUFE.EXP
|
|
INPUTMC | 5 | 5 | 16 | 6 | 3 | 4 | 17 | 2 | 2 | 6 | 2
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 89 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 6 | 2
|
|
EQ | 15 |
|
|
LAN_BASEADR<7>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<15>.PIN & !LAN_BASEADR<7> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<15>.PIN & LAN_BASEADR<7> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<15>.PIN & LAN_BASEADR<7> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB7_3
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<15>.PIN & !LAN_BASEADR<7> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<7>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<7>.AP = !RESET;
|
|
|
|
MACROCELL | 0 | 1 | LAN_BASEADR<8>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 6 | 0 | 1 | 8 | 14 | 8 | 0 | 0 | 0 | 8 | 13 | 8 | 15
|
|
INPUTS | 17 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<8>.PIN | LAN_BASEADR<8> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | SHUT_UP_Z2<1>.EXP
|
|
INPUTMC | 5 | 5 | 15 | 0 | 1 | 4 | 17 | 2 | 2 | 0 | 0
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 32 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 0 | 0
|
|
EQ | 15 |
|
|
LAN_BASEADR<8>.T = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<8>.PIN & !LAN_BASEADR<8> & !UDS & A<6> & !A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<8>.PIN & LAN_BASEADR<8> & !UDS & A<6> & !A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<8>.PIN & LAN_BASEADR<8> & !LDS & A<6> & !A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB1_1
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<8>.PIN & !LAN_BASEADR<8> & !LDS & A<6> & !A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<8>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<8>.AP = !RESET;
|
|
|
|
MACROCELL | 6 | 0 | LAN_BASEADR<9>
|
|
ATTRIBUTES | 4326304 | 0
|
|
OUTPUTMC | 6 | 6 | 0 | 8 | 14 | 6 | 17 | 8 | 2 | 8 | 13 | 8 | 15
|
|
INPUTS | 17 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<9>.PIN | LAN_BASEADR<9> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | AUTO_CONFIG_Z2_DONE_CYCLE<2>.EXP
|
|
INPUTMC | 5 | 5 | 15 | 6 | 0 | 4 | 17 | 2 | 2 | 6 | 17
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 73 | 155 | 98 | 99 | 158 | 157 | 263
|
|
IMPORTS | 1 | 6 | 17
|
|
EQ | 15 |
|
|
LAN_BASEADR<9>.T = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<9>.PIN & !LAN_BASEADR<9> & !UDS & A<6> & !A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<9>.PIN & LAN_BASEADR<9> & !UDS & A<6> & !A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !D<9>.PIN & LAN_BASEADR<9> & !LDS & A<6> & !A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB7_18
|
|
# !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<9>.PIN & !LAN_BASEADR<9> & !LDS & A<6> & !A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS;
|
|
LAN_BASEADR<9>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
LAN_BASEADR<9>.AP = !RESET;
|
|
|
|
MACROCELL | 5 | 10 | LAN_IRQ_OUT
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 2 | 5 | 10 | 2 | 13
|
|
INPUTS | 4 | LAN_IRQ_OUT | LAN_IRQ_D0 | LAN_INT | RESET
|
|
INPUTMC | 2 | 5 | 10 | 5 | 6
|
|
INPUTP | 2 | 201 | 263
|
|
EQ | 4 |
|
|
LAN_IRQ_OUT.D = LAN_INT
|
|
# LAN_IRQ_OUT & !LAN_IRQ_D0;
|
|
LAN_IRQ_OUT.CLK = CLK_EXT; // GCK
|
|
LAN_IRQ_OUT.AP = !RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 16 | Z3_DATA<16>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 3 | 2
|
|
INPUTS | 5 | DQ_SWAP | DQ<0>.PIN | DQ<8>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 217 | 231
|
|
EQ | 5 |
|
|
Z3_DATA<16>.D = DQ_SWAP & DQ<8>.PIN
|
|
# !DQ_SWAP & DQ<0>.PIN;
|
|
Z3_DATA<16>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<16>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<16>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 6 | Z3_DATA<17>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 1 | 15
|
|
INPUTS | 5 | DQ_SWAP | DQ<1>.PIN | DQ<9>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 216 | 209
|
|
EQ | 5 |
|
|
Z3_DATA<17>.D = DQ_SWAP & DQ<9>.PIN
|
|
# !DQ_SWAP & DQ<1>.PIN;
|
|
Z3_DATA<17>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<17>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<17>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 8 | Z3_DATA<18>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 4 | 8
|
|
INPUTS | 5 | DQ_SWAP | DQ<10>.PIN | DQ<2>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 234 | 220
|
|
EQ | 5 |
|
|
Z3_DATA<18>.D = DQ_SWAP & DQ<10>.PIN
|
|
# !DQ_SWAP & DQ<2>.PIN;
|
|
Z3_DATA<18>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<18>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<18>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 14 | Z3_DATA<19>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 1 | 10
|
|
INPUTS | 5 | DQ_SWAP | DQ<11>.PIN | DQ<3>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 207 | 219
|
|
EQ | 5 |
|
|
Z3_DATA<19>.D = DQ_SWAP & DQ<11>.PIN
|
|
# !DQ_SWAP & DQ<3>.PIN;
|
|
Z3_DATA<19>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<19>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<19>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 12 | Z3_DATA<20>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 0 | 6
|
|
INPUTS | 5 | DQ_SWAP | DQ<12>.PIN | DQ<4>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 235 | 225
|
|
EQ | 5 |
|
|
Z3_DATA<20>.D = DQ_SWAP & DQ<12>.PIN
|
|
# !DQ_SWAP & DQ<4>.PIN;
|
|
Z3_DATA<20>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<20>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<20>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 8 | Z3_DATA<21>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 0 | 5
|
|
INPUTS | 5 | DQ_SWAP | DQ<13>.PIN | DQ<5>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 204 | 221
|
|
EQ | 5 |
|
|
Z3_DATA<21>.D = DQ_SWAP & DQ<13>.PIN
|
|
# !DQ_SWAP & DQ<5>.PIN;
|
|
Z3_DATA<21>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<21>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<21>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 7 | Z3_DATA<22>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 1 | 8
|
|
INPUTS | 5 | DQ_SWAP | DQ<14>.PIN | DQ<6>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 236 | 227
|
|
EQ | 5 |
|
|
Z3_DATA<22>.D = DQ_SWAP & DQ<14>.PIN
|
|
# !DQ_SWAP & DQ<6>.PIN;
|
|
Z3_DATA<22>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<22>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<22>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 11 | Z3_DATA<23>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 1 | 12
|
|
INPUTS | 5 | DQ_SWAP | DQ<15>.PIN | DQ<7>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 202 | 226
|
|
EQ | 5 |
|
|
Z3_DATA<23>.D = DQ_SWAP & DQ<15>.PIN
|
|
# !DQ_SWAP & DQ<7>.PIN;
|
|
Z3_DATA<23>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<23>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<23>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 12 | Z3_DATA<24>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 1 | 17
|
|
INPUTS | 5 | DQ_SWAP | DQ<0>.PIN | DQ<8>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 217 | 231
|
|
EQ | 5 |
|
|
Z3_DATA<24>.D = DQ_SWAP & DQ<0>.PIN
|
|
# !DQ_SWAP & DQ<8>.PIN;
|
|
Z3_DATA<24>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<24>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<24>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 13 | Z3_DATA<25>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 4 | 10
|
|
INPUTS | 5 | DQ_SWAP | DQ<1>.PIN | DQ<9>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 216 | 209
|
|
EQ | 5 |
|
|
Z3_DATA<25>.D = DQ_SWAP & DQ<1>.PIN
|
|
# !DQ_SWAP & DQ<9>.PIN;
|
|
Z3_DATA<25>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<25>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<25>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 14 | Z3_DATA<26>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 4 | 12
|
|
INPUTS | 5 | DQ_SWAP | DQ<10>.PIN | DQ<2>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 234 | 220
|
|
EQ | 5 |
|
|
Z3_DATA<26>.D = DQ_SWAP & DQ<2>.PIN
|
|
# !DQ_SWAP & DQ<10>.PIN;
|
|
Z3_DATA<26>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<26>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<26>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 6 | Z3_DATA<27>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 4 | 13
|
|
INPUTS | 5 | DQ_SWAP | DQ<11>.PIN | DQ<3>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 207 | 219
|
|
EQ | 5 |
|
|
Z3_DATA<27>.D = DQ_SWAP & DQ<3>.PIN
|
|
# !DQ_SWAP & DQ<11>.PIN;
|
|
Z3_DATA<27>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<27>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<27>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 5 | Z3_DATA<28>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 4 | 15
|
|
INPUTS | 5 | DQ_SWAP | DQ<4>.PIN | DQ<12>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 225 | 235
|
|
EQ | 5 |
|
|
Z3_DATA<28>.D = DQ_SWAP & DQ<4>.PIN
|
|
# !DQ_SWAP & DQ<12>.PIN;
|
|
Z3_DATA<28>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<28>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<28>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 3 | Z3_DATA<29>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 6 | 1
|
|
INPUTS | 5 | DQ_SWAP | DQ<13>.PIN | DQ<5>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 204 | 221
|
|
EQ | 5 |
|
|
Z3_DATA<29>.D = DQ_SWAP & DQ<5>.PIN
|
|
# !DQ_SWAP & DQ<13>.PIN;
|
|
Z3_DATA<29>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<29>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<29>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 1 | Z3_DATA<30>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 6 | 5
|
|
INPUTS | 5 | DQ_SWAP | DQ<14>.PIN | DQ<6>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 236 | 227
|
|
EQ | 5 |
|
|
Z3_DATA<30>.D = DQ_SWAP & DQ<6>.PIN
|
|
# !DQ_SWAP & DQ<14>.PIN;
|
|
Z3_DATA<30>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<30>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<30>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 15 | Z3_DATA<31>
|
|
ATTRIBUTES | 8553408 | 0
|
|
OUTPUTMC | 1 | 6 | 10
|
|
INPUTS | 5 | DQ_SWAP | DQ<15>.PIN | DQ<7>.PIN | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | LAN_SM_FSM_FFd7
|
|
INPUTMC | 3 | 8 | 14 | 11 | 2 | 8 | 8
|
|
INPUTP | 2 | 202 | 226
|
|
EQ | 5 |
|
|
Z3_DATA<31>.D = DQ_SWAP & DQ<7>.PIN
|
|
# !DQ_SWAP & DQ<15>.PIN;
|
|
Z3_DATA<31>.CLK = CLK_EXT; // GCK
|
|
Z3_DATA<31>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
Z3_DATA<31>.CE = LAN_SM_FSM_FFd7;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 9 | 16 | DQ_10_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 9 | 17
|
|
INPUTS | 11 | RESET | LAN_D_INIT<8> | FCS | LDS | RW | LAN_ACCESS | DQ_DATA<4> | DS1 | DS0 | EXP52_.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 5 | 13 | 8 | 8 | 1 | 7 | 11 | 9 | 15 | 1 | 15
|
|
INPUTP | 6 | 263 | 147 | 157 | 158 | 148 | 170
|
|
EXPORTS | 1 | 9 | 17
|
|
IMPORTS | 1 | 9 | 15
|
|
EQ | 22 |
|
|
DQ<10> = !RESET & LAN_D_INIT<8>
|
|
;Imported pterms FB10_16
|
|
# FCS & RESET & D<10>.PIN
|
|
# RESET & D<10>.PIN & RW
|
|
# RESET & D<10>.PIN & !LAN_ACCESS
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>
|
|
# RESET & D<10>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB10_15
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>;
|
|
DQ<10>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
DQ_10_IOBUFE.EXP = !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>
|
|
|
|
MACROCELL | 11 | 9 | DQ_11_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 11 | 10
|
|
INPUTS | 10 | RESET | LAN_D_INIT<8> | D<11>.PIN | LAN_ACCESS | RW | FCS | DS0 | DQ_DATA<9> | EXP55_.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 5 | 13 | 8 | 8 | 1 | 14 | 9 | 11 | 8 | 1 | 15
|
|
INPUTP | 5 | 263 | 77 | 158 | 147 | 170
|
|
EXPORTS | 1 | 11 | 10
|
|
IMPORTS | 1 | 11 | 8
|
|
EQ | 18 |
|
|
DQ<11> = !RESET & LAN_D_INIT<8>
|
|
# RESET & D<11>.PIN & RW
|
|
# RESET & D<11>.PIN & !LAN_ACCESS
|
|
;Imported pterms FB12_9
|
|
# FCS & RESET & D<11>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<11>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<11>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<11>
|
|
# RESET & D<11>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB12_8
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<11>;
|
|
DQ<11>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
DQ_11_IOBUFE.EXP = !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<9>
|
|
|
|
MACROCELL | 9 | 1 | DQ_1_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 9 | RESET | LAN_D_INIT<1> | LAN_ACCESS | D<1>.PIN | RW | FCS | DQ<4>_BUFR.EXP | DQ_0_IOBUFE.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 5 | 13 | 9 | 8 | 1 | 9 | 0 | 9 | 2 | 1 | 15
|
|
INPUTP | 4 | 263 | 30 | 158 | 147
|
|
IMPORTS | 2 | 9 | 0 | 9 | 2
|
|
EQ | 16 |
|
|
DQ<1> = !RESET & LAN_D_INIT<1>
|
|
# FCS & RESET & D<1>.PIN
|
|
# RESET & RW & D<1>.PIN
|
|
# RESET & !LAN_ACCESS & D<1>.PIN
|
|
;Imported pterms FB10_1
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<1>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<1>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<1>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<1>.PIN
|
|
;Imported pterms FB10_3
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<1>;
|
|
DQ<1>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 9 | 0 | DQ<4>_BUFR.MC
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 2 | 9 | 9 | 9 | 1
|
|
INPUTS | 12 | RESET | LAN_D_INIT<1> | FCS | UDS | RW | LAN_ACCESS | DQ_DATA<1> | LDS | DS1 | DS0 | D<1>.PIN | EXP53_.EXP
|
|
INPUTMC | 4 | 13 | 9 | 8 | 1 | 14 | 0 | 9 | 17
|
|
INPUTP | 8 | 263 | 147 | 155 | 158 | 157 | 148 | 170 | 30
|
|
EXPORTS | 1 | 9 | 1
|
|
IMPORTS | 1 | 9 | 17
|
|
EQ | 22 |
|
|
DQ<4>_BUFR = !RESET & LAN_D_INIT<1>
|
|
;Imported pterms FB10_18
|
|
# FCS & RESET & D<4>.PIN
|
|
# RESET & RW & D<4>.PIN
|
|
# RESET & !LAN_ACCESS & D<4>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<4>.PIN
|
|
;Imported pterms FB10_17
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>;
|
|
DQ<4>_BUFR.EXP = !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<1>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<1>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<1>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<1>.PIN
|
|
|
|
MACROCELL | 1 | 0 | DQ<8>_BUFR.MC
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 1 | 9 | 13
|
|
INPUTS | 11 | RESET | LAN_D_INIT<8> | D<8>.PIN | LAN_ACCESS | RW | FCS | UDS | LDS | DS1 | DS0 | A_LAN_4_OBUF.EXP
|
|
INPUTMC | 3 | 13 | 8 | 8 | 1 | 1 | 1
|
|
INPUTP | 8 | 263 | 32 | 158 | 147 | 155 | 157 | 148 | 170
|
|
IMPORTS | 1 | 1 | 1
|
|
EQ | 14 |
|
|
DQ<8>_BUFR = !RESET & LAN_D_INIT<8>
|
|
# FCS & RESET & D<8>.PIN
|
|
# RESET & D<8>.PIN & RW
|
|
# RESET & D<8>.PIN & !LAN_ACCESS
|
|
# RESET & D<8>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB2_2
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<8>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<8>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<8>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<8>;
|
|
|
|
MACROCELL | 11 | 11 | DQ_9_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 11 | 12
|
|
INPUTS | 12 | RESET | LAN_D_INIT<1> | D<9>.PIN | LAN_ACCESS | RW | UDS | LDS | DQ_SWAP | A<15>.PIN | LAN_SM_FSM_FFd13 | EXP56_.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 6 | 13 | 9 | 8 | 1 | 8 | 14 | 8 | 2 | 11 | 10 | 1 | 15
|
|
INPUTP | 6 | 263 | 73 | 158 | 155 | 157 | 139
|
|
EXPORTS | 1 | 11 | 12
|
|
IMPORTS | 1 | 11 | 10
|
|
EQ | 18 |
|
|
DQ<9> = !RESET & LAN_D_INIT<1>
|
|
# RESET & D<9>.PIN & RW
|
|
# RESET & D<9>.PIN & !LAN_ACCESS
|
|
;Imported pterms FB12_11
|
|
# FCS & RESET & D<9>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<9>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<9>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<9>
|
|
# RESET & D<9>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB12_10
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<9>;
|
|
DQ<9>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
DQ_9_IOBUFE.EXP = UDS & LDS & !DQ_SWAP & A<15>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 3 | 1 | D_0_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 8 | RW | DQ<0>.PIN | LAN_ACCESS | FCS | AS | AUTOCONFIG_Z2_ACCESS | IDE_BASEADR<7>.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 4 | 17 | 3 | 2 | 0 | 2
|
|
INPUTP | 4 | 158 | 217 | 147 | 152
|
|
IMPORTS | 1 | 3 | 2
|
|
EQ | 8 |
|
|
D<0> = FCS & DQ<0>.PIN
|
|
# !RW & DQ<0>.PIN
|
|
# !LAN_ACCESS & DQ<0>.PIN
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
;Imported pterms FB4_3
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<16> & RW & LAN_ACCESS;
|
|
D<0>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 4 | 13 | D_10_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 4 | 14
|
|
INPUTS | 9 | RW | DQ<2>.PIN | LAN_ACCESS | FCS | AS | AUTOCONFIG_Z2_ACCESS | Z3_DATA<27> | D_9_IOBUFE/D_9_IOBUFE_TRST | EXP33_.EXP
|
|
INPUTMC | 5 | 8 | 1 | 4 | 17 | 10 | 6 | 0 | 2 | 4 | 12
|
|
INPUTP | 4 | 158 | 220 | 147 | 152
|
|
EXPORTS | 1 | 4 | 14
|
|
IMPORTS | 1 | 4 | 12
|
|
EQ | 10 |
|
|
D<10> = !RW & DQ<2>.PIN
|
|
# !LAN_ACCESS & DQ<2>.PIN
|
|
;Imported pterms FB5_13
|
|
# FCS & DQ<2>.PIN
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<26> & RW & LAN_ACCESS
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS;
|
|
D<10>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
D_10_IOBUFE.EXP = FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<27> & RW & LAN_ACCESS
|
|
|
|
MACROCELL | 4 | 14 | D_11_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 8 | RW | DQ<3>.PIN | LAN_ACCESS | FCS | AS | AUTOCONFIG_Z2_ACCESS | D_10_IOBUFE.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 4 | 17 | 4 | 13 | 0 | 2
|
|
INPUTP | 4 | 158 | 219 | 147 | 152
|
|
IMPORTS | 1 | 4 | 13
|
|
EQ | 8 |
|
|
D<11> = FCS & DQ<3>.PIN
|
|
# !RW & DQ<3>.PIN
|
|
# !LAN_ACCESS & DQ<3>.PIN
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
;Imported pterms FB5_14
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<27> & RW & LAN_ACCESS;
|
|
D<11>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 4 | 16 | D_12_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 8 | RW | DQ<4>.PIN | AUTOCONFIG_Z2_ACCESS | LAN_ACCESS | AS | FCS | EXP34_.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 4 | 17 | 8 | 1 | 4 | 15 | 0 | 2
|
|
INPUTP | 4 | 158 | 225 | 152 | 147
|
|
IMPORTS | 1 | 4 | 15
|
|
EQ | 12 |
|
|
D<12> = !RW & DQ<4>.PIN
|
|
# FCS & !AUTOCONFIG_Z2_ACCESS & DQ<4>.PIN
|
|
# AS & !LAN_ACCESS & DQ<4>.PIN
|
|
# !AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS & DQ<4>.PIN
|
|
;Imported pterms FB5_16
|
|
# FCS & AS & DQ<4>.PIN
|
|
# !FCS & Z3_DATA<28> & RW & LAN_ACCESS
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS &
|
|
D_Z2_OUT<0>
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS &
|
|
D_Z2_OUT<0>;
|
|
D<12>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 6 | 2 | D_13_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 6 | 3
|
|
INPUTS | 17 | RW | DQ<5>.PIN | AUTOCONFIG_Z2_ACCESS | LAN_ACCESS | AS | A<5> | A<4> | A<2> | D_9_IOBUFE/D_9_IOBUFE_TRST | A<1> | AUTO_CONFIG_Z2_DONE<0> | D<15>.PIN | LAN_BASEADR<7> | LDS | A<6> | A<3> | EXP35_.EXP
|
|
INPUTMC | 6 | 4 | 17 | 8 | 1 | 0 | 2 | 5 | 16 | 6 | 3 | 6 | 1
|
|
INPUTP | 11 | 158 | 221 | 152 | 91 | 97 | 101 | 107 | 89 | 157 | 98 | 99
|
|
EXPORTS | 1 | 6 | 3
|
|
IMPORTS | 1 | 6 | 1
|
|
EQ | 15 |
|
|
D<13> = !RW & DQ<5>.PIN
|
|
# AS & !LAN_ACCESS & DQ<5>.PIN
|
|
# !AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS & DQ<5>.PIN
|
|
;Imported pterms FB7_2
|
|
# FCS & AS & DQ<5>.PIN
|
|
# FCS & !AUTOCONFIG_Z2_ACCESS & DQ<5>.PIN
|
|
# !FCS & Z3_DATA<29> & RW & LAN_ACCESS
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS &
|
|
D_Z2_OUT<1>
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS &
|
|
D_Z2_OUT<1>;
|
|
D<13>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
D_13_IOBUFE.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<15>.PIN & !LAN_BASEADR<7> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 6 | 4 | D_14_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 8 | RW | DQ<6>.PIN | AUTOCONFIG_Z2_ACCESS | LAN_ACCESS | AS | FCS | EXP36_.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 4 | 17 | 8 | 1 | 6 | 5 | 0 | 2
|
|
INPUTP | 4 | 158 | 227 | 152 | 147
|
|
IMPORTS | 1 | 6 | 5
|
|
EQ | 12 |
|
|
D<14> = !RW & DQ<6>.PIN
|
|
# FCS & !AUTOCONFIG_Z2_ACCESS & DQ<6>.PIN
|
|
# AS & !LAN_ACCESS & DQ<6>.PIN
|
|
# !AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS & DQ<6>.PIN
|
|
;Imported pterms FB7_6
|
|
# FCS & AS & DQ<6>.PIN
|
|
# !FCS & Z3_DATA<30> & RW & LAN_ACCESS
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS &
|
|
D_Z2_OUT<2>
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS &
|
|
D_Z2_OUT<2>;
|
|
D<14>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 6 | 11 | D_15_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 8 | RW | DQ<7>.PIN | AUTOCONFIG_Z2_ACCESS | LAN_ACCESS | AS | FCS | EXP38_.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 4 | 17 | 8 | 1 | 6 | 10 | 0 | 2
|
|
INPUTP | 4 | 158 | 226 | 152 | 147
|
|
IMPORTS | 1 | 6 | 10
|
|
EQ | 12 |
|
|
D<15> = !RW & DQ<7>.PIN
|
|
# FCS & !AUTOCONFIG_Z2_ACCESS & DQ<7>.PIN
|
|
# AS & !LAN_ACCESS & DQ<7>.PIN
|
|
# !AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS & DQ<7>.PIN
|
|
;Imported pterms FB7_11
|
|
# FCS & AS & DQ<7>.PIN
|
|
# !FCS & Z3_DATA<31> & RW & LAN_ACCESS
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS &
|
|
D_Z2_OUT<3>
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS &
|
|
D_Z2_OUT<3>;
|
|
D<15>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 1 | 14 | D_1_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 8 | RW | DQ<1>.PIN | LAN_ACCESS | FCS | AS | AUTOCONFIG_Z2_ACCESS | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 4 | 17 | 1 | 15 | 0 | 2
|
|
INPUTP | 4 | 158 | 216 | 147 | 152
|
|
IMPORTS | 1 | 1 | 15
|
|
EQ | 8 |
|
|
D<1> = FCS & DQ<1>.PIN
|
|
# !RW & DQ<1>.PIN
|
|
# !LAN_ACCESS & DQ<1>.PIN
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
;Imported pterms FB2_16
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<17> & RW & LAN_ACCESS;
|
|
D<1>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 4 | 9 | D_2_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 8 | RW | DQ<2>.PIN | LAN_ACCESS | FCS | AS | AUTOCONFIG_Z2_ACCESS | EXP31_.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 4 | 17 | 4 | 8 | 0 | 2
|
|
INPUTP | 4 | 158 | 220 | 147 | 152
|
|
IMPORTS | 1 | 4 | 8
|
|
EQ | 8 |
|
|
D<2> = FCS & DQ<2>.PIN
|
|
# !RW & DQ<2>.PIN
|
|
# !LAN_ACCESS & DQ<2>.PIN
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
;Imported pterms FB5_9
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<18> & RW & LAN_ACCESS;
|
|
D<2>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 1 | 11 | D_3_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 1 | 12
|
|
INPUTS | 19 | RW | DQ<3>.PIN | A<5> | A<4> | A<2> | A<1> | AS | D_9_IOBUFE/D_9_IOBUFE_TRST | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<8>.PIN | IDE_BASEADR<0> | UDS | A<6> | A<3> | AUTOCONFIG_Z2_ACCESS | LDS | EXP24_.EXP
|
|
INPUTMC | 7 | 0 | 2 | 5 | 16 | 5 | 15 | 5 | 14 | 1 | 12 | 4 | 17 | 1 | 10
|
|
INPUTP | 12 | 158 | 219 | 91 | 97 | 101 | 107 | 152 | 32 | 155 | 98 | 99 | 157
|
|
EXPORTS | 1 | 1 | 12
|
|
IMPORTS | 1 | 1 | 10
|
|
EQ | 20 |
|
|
D<3> = !RW & DQ<3>.PIN
|
|
;Imported pterms FB2_11
|
|
# FCS & DQ<3>.PIN
|
|
# !LAN_ACCESS & DQ<3>.PIN
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<19> & RW & LAN_ACCESS
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS;
|
|
D<3>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
D_3_IOBUFE.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<8>.PIN & !IDE_BASEADR<0> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<8>.PIN & !IDE_BASEADR<0> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<8>.PIN & IDE_BASEADR<0> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 0 | 5 | D_4_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 0 | 4
|
|
INPUTS | 7 | RW | DQ<4>.PIN | LAN_ACCESS | FCS | Z3_DATA<21> | LAN_BASEADR<2>.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 10 | 8 | 0 | 6 | 0 | 2
|
|
INPUTP | 3 | 158 | 225 | 147
|
|
EXPORTS | 1 | 0 | 4
|
|
IMPORTS | 1 | 0 | 6
|
|
EQ | 9 |
|
|
D<4> = FCS & DQ<4>.PIN
|
|
# !RW & DQ<4>.PIN
|
|
# !LAN_ACCESS & DQ<4>.PIN
|
|
;Imported pterms FB1_7
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<20> & RW & LAN_ACCESS
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS;
|
|
D<4>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
D_4_IOBUFE.EXP = !FCS & Z3_DATA<21> & RW & LAN_ACCESS
|
|
|
|
MACROCELL | 0 | 4 | D_5_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 9 | RW | DQ<5>.PIN | LAN_ACCESS | FCS | AS | AUTOCONFIG_Z2_ACCESS | LAN_BASEADR<3>.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST | D_4_IOBUFE.EXP
|
|
INPUTMC | 5 | 8 | 1 | 4 | 17 | 0 | 3 | 0 | 2 | 0 | 5
|
|
INPUTP | 4 | 158 | 221 | 147 | 152
|
|
IMPORTS | 2 | 0 | 3 | 0 | 5
|
|
EQ | 9 |
|
|
D<5> = FCS & DQ<5>.PIN
|
|
# !RW & DQ<5>.PIN
|
|
# !LAN_ACCESS & DQ<5>.PIN
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
;Imported pterms FB1_4
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB1_6
|
|
# !FCS & Z3_DATA<21> & RW & LAN_ACCESS;
|
|
D<5>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 1 | 9 | D_6_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 8 | RW | DQ<6>.PIN | LAN_ACCESS | FCS | AS | AUTOCONFIG_Z2_ACCESS | IDE_BASEADR<1>.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 4 | 17 | 1 | 8 | 0 | 2
|
|
INPUTP | 4 | 158 | 227 | 147 | 152
|
|
IMPORTS | 1 | 1 | 8
|
|
EQ | 8 |
|
|
D<6> = FCS & DQ<6>.PIN
|
|
# !RW & DQ<6>.PIN
|
|
# !LAN_ACCESS & DQ<6>.PIN
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
;Imported pterms FB2_9
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<22> & RW & LAN_ACCESS;
|
|
D<6>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 1 | 13 | D_7_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 8 | RW | DQ<7>.PIN | LAN_ACCESS | FCS | AS | AUTOCONFIG_Z2_ACCESS | IDE_BASEADR<0>.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 4 | 17 | 1 | 12 | 0 | 2
|
|
INPUTP | 4 | 158 | 226 | 147 | 152
|
|
IMPORTS | 1 | 1 | 12
|
|
EQ | 8 |
|
|
D<7> = FCS & DQ<7>.PIN
|
|
# !RW & DQ<7>.PIN
|
|
# !LAN_ACCESS & DQ<7>.PIN
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
;Imported pterms FB2_13
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<23> & RW & LAN_ACCESS;
|
|
D<7>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 1 | 16 | D_8_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 1 | 15
|
|
INPUTS | 9 | RW | DQ<0>.PIN | FCS | LDS | LAN_ACCESS | DS1 | DS0 | D_9_IOBUFE/D_9_IOBUFE_TRST | EXP25_.EXP
|
|
INPUTMC | 3 | 8 | 1 | 0 | 2 | 1 | 17
|
|
INPUTP | 6 | 158 | 217 | 147 | 157 | 148 | 170
|
|
EXPORTS | 1 | 1 | 15
|
|
IMPORTS | 1 | 1 | 17
|
|
EQ | 11 |
|
|
D<8> = !RW & DQ<0>.PIN
|
|
;Imported pterms FB2_18
|
|
# FCS & DQ<0>.PIN
|
|
# !LAN_ACCESS & DQ<0>.PIN
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<24> & RW & LAN_ACCESS
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS;
|
|
D<8>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
D_8_IOBUFE.EXP = !FCS & !LDS & !RW & LAN_ACCESS
|
|
# !FCS & !DS1 & !RW & LAN_ACCESS
|
|
# !FCS & !DS0 & !RW & LAN_ACCESS
|
|
|
|
MACROCELL | 4 | 11 | D_9_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 8 | RW | DQ<1>.PIN | LAN_ACCESS | FCS | AS | AUTOCONFIG_Z2_ACCESS | EXP32_.EXP | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 4 | 17 | 4 | 10 | 0 | 2
|
|
INPUTP | 4 | 158 | 216 | 147 | 152
|
|
IMPORTS | 1 | 4 | 10
|
|
EQ | 8 |
|
|
D<9> = FCS & DQ<1>.PIN
|
|
# !RW & DQ<1>.PIN
|
|
# !LAN_ACCESS & DQ<1>.PIN
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
;Imported pterms FB5_11
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<25> & RW & LAN_ACCESS;
|
|
D<9>.OE = D_9_IOBUFE/D_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 9 | 2 | DQ_0_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 9 | 1
|
|
INPUTS | 9 | RESET | LAN_ACCESS | D<0>.PIN | RW | FCS | DS0 | DQ_DATA<1> | EXP47_.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 14 | 0 | 9 | 3 | 1 | 15
|
|
INPUTP | 5 | 263 | 4 | 158 | 147 | 170
|
|
EXPORTS | 1 | 9 | 1
|
|
IMPORTS | 1 | 9 | 3
|
|
EQ | 16 |
|
|
DQ<0> = FCS & RESET & D<0>.PIN
|
|
# RESET & RW & D<0>.PIN
|
|
# RESET & !LAN_ACCESS & D<0>.PIN
|
|
;Imported pterms FB10_4
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<0>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<0>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<0>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<0>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<0>.PIN;
|
|
DQ<0>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
DQ_0_IOBUFE.EXP = !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<1>
|
|
|
|
MACROCELL | 7 | 1 | DQ_12_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 12 | RESET | D<12>.PIN | LAN_ACCESS | RW | FCS | UDS | LDS | DS1 | DS0 | DQ_DATA<0>.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST | DQ_14_IOBUFE.EXP
|
|
INPUTMC | 4 | 8 | 1 | 7 | 0 | 1 | 15 | 7 | 2
|
|
INPUTP | 8 | 263 | 78 | 158 | 147 | 155 | 157 | 148 | 170
|
|
IMPORTS | 2 | 7 | 0 | 7 | 2
|
|
EQ | 15 |
|
|
DQ<12> = FCS & RESET & D<12>.PIN
|
|
# RESET & D<12>.PIN & RW
|
|
# RESET & D<12>.PIN & !LAN_ACCESS
|
|
# RESET & D<12>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB8_1
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<12>
|
|
;Imported pterms FB8_3
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<12>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<12>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<12>;
|
|
DQ<12>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 11 | 7 | DQ_13_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 11 | 8
|
|
INPUTS | 9 | RESET | D<13>.PIN | LAN_ACCESS | RW | FCS | DS0 | DQ_DATA<11> | EXP54_.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 11 | 0 | 11 | 6 | 1 | 15
|
|
INPUTP | 5 | 263 | 80 | 158 | 147 | 170
|
|
EXPORTS | 1 | 11 | 8
|
|
IMPORTS | 1 | 11 | 6
|
|
EQ | 16 |
|
|
DQ<13> = FCS & RESET & D<13>.PIN
|
|
# RESET & D<13>.PIN & RW
|
|
# RESET & D<13>.PIN & !LAN_ACCESS
|
|
;Imported pterms FB12_7
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<13>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<13>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<13>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<13>
|
|
# RESET & D<13>.PIN & UDS & LDS & DS1 & DS0;
|
|
DQ<13>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
DQ_13_IOBUFE.EXP = !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<11>
|
|
|
|
MACROCELL | 7 | 2 | DQ_14_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 7 | 1
|
|
INPUTS | 11 | RESET | D<14>.PIN | LAN_ACCESS | FCS | LDS | RW | DQ_DATA<12> | DS1 | DS0 | EXP40_.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 7 | 6 | 7 | 3 | 1 | 15
|
|
INPUTP | 7 | 263 | 81 | 147 | 157 | 158 | 148 | 170
|
|
EXPORTS | 1 | 7 | 1
|
|
IMPORTS | 1 | 7 | 3
|
|
EQ | 21 |
|
|
DQ<14> = RESET & D<14>.PIN & !LAN_ACCESS
|
|
;Imported pterms FB8_4
|
|
# FCS & RESET & D<14>.PIN
|
|
# RESET & D<14>.PIN & RW
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<14>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<14>
|
|
# RESET & D<14>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB8_5
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<14>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<14>;
|
|
DQ<14>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
DQ_14_IOBUFE.EXP = !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<12>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<12>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<12>
|
|
|
|
MACROCELL | 11 | 4 | DQ_15_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 12 | RESET | D<15>.PIN | LAN_ACCESS | RW | FCS | UDS | LDS | DS1 | DS0 | LAN_SM_FSM_FFd10.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST | LAN_INT_ENABLE.EXP
|
|
INPUTMC | 4 | 8 | 1 | 11 | 3 | 1 | 15 | 11 | 5
|
|
INPUTP | 8 | 263 | 89 | 158 | 147 | 155 | 157 | 148 | 170
|
|
IMPORTS | 2 | 11 | 3 | 11 | 5
|
|
EQ | 15 |
|
|
DQ<15> = FCS & RESET & D<15>.PIN
|
|
# RESET & D<15>.PIN & RW
|
|
# RESET & D<15>.PIN & !LAN_ACCESS
|
|
# RESET & D<15>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB12_4
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<15>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<15>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<15>
|
|
;Imported pterms FB12_6
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<15>;
|
|
DQ<15>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 9 | 5 | DQ_2_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 9 | 4
|
|
INPUTS | 11 | FCS | RESET | UDS | RW | LAN_ACCESS | DQ_DATA<3> | LDS | DS1 | DS0 | EXP48_.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 11 | 15 | 9 | 6 | 1 | 15
|
|
INPUTP | 7 | 147 | 263 | 155 | 158 | 157 | 148 | 170
|
|
EXPORTS | 1 | 9 | 4
|
|
IMPORTS | 1 | 9 | 6
|
|
EQ | 23 |
|
|
DQ<2> = ;Imported pterms FB10_7
|
|
FCS & RESET & D<2>.PIN
|
|
# RESET & RW & D<2>.PIN
|
|
# RESET & !LAN_ACCESS & D<2>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<2>.PIN
|
|
;Imported pterms FB10_8
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>;
|
|
DQ<2>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
DQ_2_IOBUFE.EXP = !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<3>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<3>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<3>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<3>
|
|
|
|
MACROCELL | 9 | 4 | DQ_3_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 11 | RESET | LAN_ACCESS | D<3>.PIN | RW | FCS | UDS | LDS | DS1 | DS0 | DQ_2_IOBUFE.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 3 | 8 | 1 | 9 | 5 | 1 | 15
|
|
INPUTP | 8 | 263 | 28 | 158 | 147 | 155 | 157 | 148 | 170
|
|
IMPORTS | 1 | 9 | 5
|
|
EQ | 14 |
|
|
DQ<3> = FCS & RESET & D<3>.PIN
|
|
# RESET & RW & D<3>.PIN
|
|
# RESET & !LAN_ACCESS & D<3>.PIN
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<3>.PIN
|
|
;Imported pterms FB10_6
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<3>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<3>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<3>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<3>;
|
|
DQ<3>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 9 | 7 | DQ_5_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 9 | 6
|
|
INPUTS | 11 | RESET | LAN_ACCESS | D<5>.PIN | FCS | LDS | RW | DQ_DATA<2> | DS1 | DS0 | EXP49_.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 15 | 4 | 9 | 8 | 1 | 15
|
|
INPUTP | 7 | 263 | 37 | 147 | 157 | 158 | 148 | 170
|
|
EXPORTS | 1 | 9 | 6
|
|
IMPORTS | 1 | 9 | 8
|
|
EQ | 21 |
|
|
DQ<5> = RESET & !LAN_ACCESS & D<5>.PIN
|
|
;Imported pterms FB10_9
|
|
# FCS & RESET & D<5>.PIN
|
|
# RESET & RW & D<5>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<5>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<5>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<5>.PIN
|
|
;Imported pterms FB10_10
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<5>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<5>;
|
|
DQ<5>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
DQ_5_IOBUFE.EXP = !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>
|
|
|
|
MACROCELL | 9 | 11 | DQ_6_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 9 | 10
|
|
INPUTS | 11 | FCS | RESET | UDS | RW | LAN_ACCESS | DQ_DATA<7> | LDS | DS1 | DS0 | EXP50_.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 4 | 8 | 1 | 11 | 13 | 9 | 12 | 1 | 15
|
|
INPUTP | 7 | 147 | 263 | 155 | 158 | 157 | 148 | 170
|
|
EXPORTS | 1 | 9 | 10
|
|
IMPORTS | 1 | 9 | 12
|
|
EQ | 23 |
|
|
DQ<6> = ;Imported pterms FB10_13
|
|
FCS & RESET & D<6>.PIN
|
|
# RESET & RW & D<6>.PIN
|
|
# RESET & !LAN_ACCESS & D<6>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<6>.PIN
|
|
;Imported pterms FB10_14
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>;
|
|
DQ<6>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
DQ_6_IOBUFE.EXP = !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<7>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<7>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<7>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<7>
|
|
|
|
MACROCELL | 9 | 10 | DQ_7_IOBUFE
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 11 | RESET | LAN_ACCESS | D<7>.PIN | RW | FCS | UDS | LDS | DS1 | DS0 | DQ_6_IOBUFE.EXP | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
INPUTMC | 3 | 8 | 1 | 9 | 11 | 1 | 15
|
|
INPUTP | 8 | 263 | 29 | 158 | 147 | 155 | 157 | 148 | 170
|
|
IMPORTS | 1 | 9 | 11
|
|
EQ | 14 |
|
|
DQ<7> = FCS & RESET & D<7>.PIN
|
|
# RESET & RW & D<7>.PIN
|
|
# RESET & !LAN_ACCESS & D<7>.PIN
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<7>.PIN
|
|
;Imported pterms FB10_12
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<7>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<7>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<7>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<7>;
|
|
DQ<7>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
|
|
MACROCELL | 8 | 14 | DQ_SWAP
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 71 | 8 | 10 | 15 | 5 | 15 | 2 | 15 | 1 | 14 | 16 | 14 | 14 | 14 | 13 | 8 | 12 | 8 | 16 | 10 | 2 | 10 | 4 | 10 | 9 | 10 | 10 | 12 | 7 | 15 | 10 | 15 | 7 | 15 | 16 | 15 | 6 | 15 | 8 | 10 | 14 | 10 | 12 | 10 | 8 | 10 | 7 | 15 | 11 | 15 | 12 | 15 | 13 | 15 | 14 | 10 | 6 | 10 | 5 | 10 | 3 | 10 | 1 | 15 | 15 | 7 | 0 | 15 | 0 | 11 | 0 | 7 | 6 | 14 | 2 | 7 | 8 | 11 | 17 | 14 | 0 | 15 | 4 | 11 | 15 | 7 | 11 | 14 | 12 | 7 | 13 | 11 | 13 | 7 | 15 | 14 | 9 | 7 | 5 | 7 | 7 | 7 | 9 | 7 | 10 | 7 | 12 | 7 | 14 | 7 | 16 | 7 | 17 | 11 | 1 | 11 | 11 | 11 | 12 | 11 | 14 | 11 | 16 | 12 | 6 | 14 | 1 | 14 | 3 | 14 | 8 | 14 | 10 | 14 | 11 | 14 | 15 | 14 | 17 | 15 | 3 | 15 | 17
|
|
INPUTS | 19 | Z3 | D<8>.PIN | D<9>.PIN | D<10>.PIN | LAN_BASEADR<10> | LAN_BASEADR<8> | LAN_BASEADR<9> | SHUT_UP_Z2<0> | A<13>.PIN | A<14>.PIN | $OpTx$FX_DC$461 | $OpTx$FX_DC$462 | $OpTx$FX_DC$463 | $OpTx$INV$437 | $OpTx$INV$436 | FCS | RESET | Z3_DATA<1>.EXP | LAN_SM_FSM_FFd4.EXP
|
|
INPUTMC | 11 | 0 | 12 | 0 | 1 | 6 | 0 | 12 | 0 | 2 | 6 | 2 | 5 | 2 | 4 | 5 | 17 | 4 | 5 | 8 | 13 | 8 | 15
|
|
INPUTP | 8 | 151 | 32 | 73 | 74 | 123 | 125 | 147 | 263
|
|
IMPORTS | 2 | 8 | 13 | 8 | 15
|
|
EQ | 36 |
|
|
!DQ_SWAP.D = Z3 & D<8>.PIN & D<9>.PIN & D<10>.PIN &
|
|
LAN_BASEADR<10> & LAN_BASEADR<8> & LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
# Z3 & D<8>.PIN & !D<9>.PIN & D<10>.PIN &
|
|
LAN_BASEADR<10> & LAN_BASEADR<8> & !LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
# Z3 & !D<8>.PIN & D<9>.PIN & D<10>.PIN &
|
|
LAN_BASEADR<10> & !LAN_BASEADR<8> & LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
;Imported pterms FB9_14
|
|
# Z3 & D<8>.PIN & D<9>.PIN & !D<10>.PIN &
|
|
!LAN_BASEADR<10> & LAN_BASEADR<8> & LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
# Z3 & !D<8>.PIN & !D<9>.PIN & D<10>.PIN &
|
|
LAN_BASEADR<10> & !LAN_BASEADR<8> & !LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
;Imported pterms FB9_16
|
|
# Z3 & D<8>.PIN & !D<9>.PIN & !D<10>.PIN &
|
|
!LAN_BASEADR<10> & LAN_BASEADR<8> & !LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
# Z3 & !D<8>.PIN & D<9>.PIN & !D<10>.PIN &
|
|
!LAN_BASEADR<10> & !LAN_BASEADR<8> & LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
# Z3 & !D<8>.PIN & !D<9>.PIN & !D<10>.PIN &
|
|
!LAN_BASEADR<10> & !LAN_BASEADR<8> & !LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436;
|
|
DQ_SWAP.CLK = !FCS;
|
|
DQ_SWAP.AP = !RESET;
|
|
|
|
MACROCELL | 8 | 8 | LAN_SM_FSM_FFd7
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 22 | 15 | 16 | 15 | 6 | 15 | 8 | 10 | 14 | 10 | 12 | 10 | 8 | 10 | 7 | 15 | 11 | 15 | 12 | 15 | 13 | 15 | 14 | 10 | 6 | 10 | 5 | 10 | 3 | 10 | 1 | 15 | 15 | 8 | 8 | 8 | 9 | 10 | 15 | 10 | 17 | 10 | 0 | 10 | 16
|
|
INPUTS | 5 | LAN_SM_FSM_FFd11 | DS1 | DS0 | LAN_SM_FSM_FFd7 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 3 | 14 | 4 | 8 | 8 | 11 | 2
|
|
INPUTP | 2 | 148 | 170
|
|
EQ | 4 |
|
|
LAN_SM_FSM_FFd7.D = LAN_SM_FSM_FFd11
|
|
# DS1 & DS0 & LAN_SM_FSM_FFd7;
|
|
LAN_SM_FSM_FFd7.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd7.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 1 | LAN_SM_FSM_FFd5
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 20 | 8 | 10 | 15 | 5 | 15 | 2 | 15 | 1 | 14 | 16 | 14 | 14 | 14 | 13 | 8 | 13 | 8 | 16 | 10 | 2 | 10 | 4 | 10 | 9 | 10 | 10 | 12 | 7 | 15 | 10 | 15 | 7 | 14 | 1 | 10 | 15 | 10 | 0 | 14 | 2
|
|
INPUTS | 9 | LAN_SM_FSM_FFd5 | LAN_SM_FSM_FFd10 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | D<13>.PIN | LDS | DQ_SWAP | LAN_SM_FSM_FFd13 | UDS | D<5>.PIN
|
|
INPUTMC | 5 | 14 | 1 | 11 | 3 | 11 | 2 | 8 | 14 | 8 | 2
|
|
INPUTP | 4 | 80 | 157 | 155 | 37
|
|
EXPORTS | 1 | 14 | 2
|
|
EQ | 6 |
|
|
!LAN_SM_FSM_FFd5.D = !LAN_SM_FSM_FFd5 & !LAN_SM_FSM_FFd10;
|
|
LAN_SM_FSM_FFd5.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd5.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
LAN_SM_FSM_FFd5.EXP = D<13>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<5>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<5>.PIN
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 11 | 3 | LAN_SM_FSM_FFd10
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 8 | 14 | 1 | 14 | 8 | 10 | 15 | 10 | 17 | 10 | 0 | 10 | 16 | 14 | 7 | 11 | 4
|
|
INPUTS | 11 | LAN_SM_FSM_FFd6 | FCS | RESET | UDS | RW | LAN_ACCESS | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | DQ_DATA<15> | LDS | DS1 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT.EXP
|
|
INPUTMC | 5 | 8 | 9 | 8 | 1 | 11 | 2 | 11 | 17 | 11 | 2
|
|
INPUTP | 6 | 147 | 263 | 155 | 158 | 157 | 148
|
|
EXPORTS | 1 | 11 | 4
|
|
IMPORTS | 1 | 11 | 2
|
|
EQ | 11 |
|
|
LAN_SM_FSM_FFd10.D = LAN_SM_FSM_FFd6
|
|
;Imported pterms FB12_3
|
|
# UDS & LDS & RW & !Z3_ADR<13> & LAN_SM_FSM_FFd13;
|
|
LAN_SM_FSM_FFd10.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd10.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
LAN_SM_FSM_FFd10.EXP = !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<15>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<15>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<15>
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 8 | 11 | LAN_SM_FSM_FFd3
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 21 | 8 | 11 | 7 | 16 | 7 | 0 | 15 | 0 | 11 | 0 | 7 | 6 | 14 | 2 | 7 | 8 | 11 | 17 | 14 | 0 | 15 | 4 | 11 | 15 | 7 | 11 | 14 | 12 | 7 | 13 | 11 | 13 | 7 | 15 | 14 | 9 | 10 | 15 | 10 | 17 | 10 | 16
|
|
INPUTS | 5 | LAN_SM_FSM_FFd4 | DS1 | DS0 | LAN_SM_FSM_FFd3 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 3 | 8 | 15 | 8 | 11 | 11 | 2
|
|
INPUTP | 2 | 148 | 170
|
|
EQ | 4 |
|
|
LAN_SM_FSM_FFd3.D = LAN_SM_FSM_FFd4
|
|
# DS1 & DS0 & LAN_SM_FSM_FFd3;
|
|
LAN_SM_FSM_FFd3.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd3.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 7 | 16 | LAN_SM_FSM_FFd8
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 7 | 8 | 3 | 8 | 7 | 8 | 6 | 10 | 17 | 10 | 0 | 10 | 16 | 7 | 17
|
|
INPUTS | 11 | DS1 | LAN_SM_FSM_FFd3 | DS0 | UDS | LDS | RW | Z3_ADR<13> | LAN_SM_FSM_FFd13 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | DQ_SWAP | A<8>.PIN
|
|
INPUTMC | 5 | 8 | 11 | 2 | 16 | 8 | 2 | 11 | 2 | 8 | 14
|
|
INPUTP | 6 | 148 | 170 | 155 | 157 | 158 | 106
|
|
EXPORTS | 1 | 7 | 17
|
|
EQ | 7 |
|
|
LAN_SM_FSM_FFd8.D = !DS1 & LAN_SM_FSM_FFd3
|
|
# !DS0 & LAN_SM_FSM_FFd3
|
|
# UDS & LDS & !RW & !Z3_ADR<13> & LAN_SM_FSM_FFd13;
|
|
LAN_SM_FSM_FFd8.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd8.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
LAN_SM_FSM_FFd8.EXP = UDS & LDS & !DQ_SWAP & A<8>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 15 | LAN_SM_FSM_FFd12
|
|
ATTRIBUTES | 4358928 | 0
|
|
OUTPUTMC | 5 | 14 | 15 | 11 | 5 | 10 | 15 | 10 | 0 | 14 | 14
|
|
INPUTS | 6 | LAN_SM_FSM_FFd12 | Z3_ADR<13> | LAN_SM_FSM_FFd13 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | DQ_SWAP | DQ<6>.PIN
|
|
INPUTMC | 5 | 14 | 15 | 2 | 16 | 8 | 2 | 11 | 2 | 8 | 14
|
|
INPUTP | 1 | 227
|
|
EXPORTS | 1 | 14 | 14
|
|
EQ | 4 |
|
|
LAN_SM_FSM_FFd12.T = !LAN_SM_FSM_FFd12 & Z3_ADR<13> & LAN_SM_FSM_FFd13;
|
|
LAN_SM_FSM_FFd12.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd12.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
LAN_SM_FSM_FFd12.EXP = DQ_SWAP & DQ<6>.PIN
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 8 | 3 | LAN_SM_FSM_FFd2
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 5 | 8 | 17 | 10 | 15 | 10 | 17 | 10 | 0 | 10 | 16
|
|
INPUTS | 2 | LAN_SM_FSM_FFd8 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 2 | 7 | 16 | 11 | 2
|
|
EQ | 3 |
|
|
LAN_SM_FSM_FFd2.D = LAN_SM_FSM_FFd8;
|
|
LAN_SM_FSM_FFd2.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd2.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 8 | 9 | LAN_SM_FSM_FFd6
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 6 | 11 | 3 | 14 | 8 | 10 | 17 | 10 | 0 | 10 | 16 | 14 | 7
|
|
INPUTS | 4 | DS1 | LAN_SM_FSM_FFd7 | DS0 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 2 | 8 | 8 | 11 | 2
|
|
INPUTP | 2 | 148 | 170
|
|
EQ | 4 |
|
|
LAN_SM_FSM_FFd6.D = !DS1 & LAN_SM_FSM_FFd7
|
|
# !DS0 & LAN_SM_FSM_FFd7;
|
|
LAN_SM_FSM_FFd6.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd6.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 10 | LAN_SM_FSM_FFd9
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 5 | 8 | 15 | 8 | 7 | 8 | 6 | 10 | 0 | 14 | 9
|
|
INPUTS | 9 | UDS | RW | Z3_ADR<13> | LAN_SM_FSM_FFd13 | LDS | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | A<17>.PIN | DQ_SWAP | A<9>.PIN
|
|
INPUTMC | 4 | 2 | 16 | 8 | 2 | 11 | 2 | 8 | 14
|
|
INPUTP | 5 | 155 | 158 | 157 | 172 | 108
|
|
EXPORTS | 1 | 14 | 9
|
|
EQ | 8 |
|
|
LAN_SM_FSM_FFd9.D = !UDS & !RW & !Z3_ADR<13> & LAN_SM_FSM_FFd13
|
|
# !LDS & !RW & !Z3_ADR<13> & LAN_SM_FSM_FFd13;
|
|
LAN_SM_FSM_FFd9.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd9.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
LAN_SM_FSM_FFd9.EXP = UDS & LDS & A<17>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & DQ_SWAP & A<9>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 8 | 17 | LAN_SM_FSM_FFd1
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 4 | 8 | 17 | 10 | 15 | 10 | 0 | 8 | 0
|
|
INPUTS | 5 | LAN_SM_FSM_FFd2 | LAN_SM_FSM_FFd1 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | D<11>.PIN | LAN_BASEADR<11>
|
|
INPUTMC | 4 | 8 | 3 | 8 | 17 | 11 | 2 | 0 | 10
|
|
INPUTP | 1 | 77
|
|
EXPORTS | 1 | 8 | 0
|
|
EQ | 5 |
|
|
!LAN_SM_FSM_FFd1.D = !LAN_SM_FSM_FFd2 & !LAN_SM_FSM_FFd1;
|
|
LAN_SM_FSM_FFd1.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd1.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
LAN_SM_FSM_FFd1.EXP = D<11>.PIN & !LAN_BASEADR<11>
|
|
# !D<11>.PIN & LAN_BASEADR<11>
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 4 | LAN_SM_FSM_FFd11
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 4 | 8 | 8 | 14 | 8 | 10 | 0 | 14 | 7
|
|
INPUTS | 6 | UDS | RW | Z3_ADR<13> | LAN_SM_FSM_FFd13 | LDS | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 3 | 2 | 16 | 8 | 2 | 11 | 2
|
|
INPUTP | 3 | 155 | 158 | 157
|
|
EQ | 4 |
|
|
LAN_SM_FSM_FFd11.D = !UDS & RW & !Z3_ADR<13> & LAN_SM_FSM_FFd13
|
|
# !LDS & RW & !Z3_ADR<13> & LAN_SM_FSM_FFd13;
|
|
LAN_SM_FSM_FFd11.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd11.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 8 | 15 | LAN_SM_FSM_FFd4
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 3 | 8 | 11 | 10 | 0 | 8 | 14
|
|
INPUTS | 17 | LAN_SM_FSM_FFd9 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | Z3 | D<8>.PIN | D<9>.PIN | D<10>.PIN | LAN_BASEADR<10> | LAN_BASEADR<8> | LAN_BASEADR<9> | SHUT_UP_Z2<0> | A<13>.PIN | A<14>.PIN | $OpTx$FX_DC$461 | $OpTx$FX_DC$462 | $OpTx$FX_DC$463 | $OpTx$INV$437 | $OpTx$INV$436
|
|
INPUTMC | 11 | 14 | 10 | 11 | 2 | 0 | 12 | 0 | 1 | 6 | 0 | 12 | 0 | 2 | 6 | 2 | 5 | 2 | 4 | 5 | 17 | 4 | 5
|
|
INPUTP | 6 | 151 | 32 | 73 | 74 | 123 | 125
|
|
EXPORTS | 1 | 8 | 14
|
|
EQ | 15 |
|
|
LAN_SM_FSM_FFd4.D = LAN_SM_FSM_FFd9;
|
|
LAN_SM_FSM_FFd4.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd4.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
LAN_SM_FSM_FFd4.EXP = Z3 & D<8>.PIN & !D<9>.PIN & !D<10>.PIN &
|
|
!LAN_BASEADR<10> & LAN_BASEADR<8> & !LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
# Z3 & !D<8>.PIN & D<9>.PIN & !D<10>.PIN &
|
|
!LAN_BASEADR<10> & !LAN_BASEADR<8> & LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
# Z3 & !D<8>.PIN & !D<9>.PIN & !D<10>.PIN &
|
|
!LAN_BASEADR<10> & !LAN_BASEADR<8> & !LAN_BASEADR<9> & !SHUT_UP_Z2<0> &
|
|
A<13>.PIN & A<14>.PIN & !$OpTx$FX_DC$461 & !$OpTx$FX_DC$462 &
|
|
!$OpTx$FX_DC$463 & !$OpTx$INV$437 & !$OpTx$INV$436
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 4 | 17 | AUTOCONFIG_Z2_ACCESS
|
|
ATTRIBUTES | 8520496 | 0
|
|
OUTPUTMC | 86 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 17 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 13 | 13 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 3 | 1 | 4 | 12 | 4 | 14 | 4 | 16 | 6 | 2 | 6 | 4 | 6 | 11 | 1 | 14 | 4 | 9 | 1 | 10 | 0 | 2 | 0 | 4 | 1 | 9 | 1 | 13 | 1 | 15 | 4 | 11 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 12 | 12 | 16 | 12 | 9 | 12 | 6 | 0 | 6 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 14 | 0 | 16 | 1 | 4 | 1 | 5 | 1 | 7 | 1 | 11 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 11 | 3 | 13 | 4 | 8 | 4 | 10 | 4 | 13 | 4 | 15 | 6 | 1 | 6 | 5 | 6 | 6 | 6 | 10 | 6 | 13 | 12 | 4 | 12 | 5
|
|
INPUTS | 14 | AUTO_CONFIG_Z2_DONE<0> | A<23>.PIN | A<22>.PIN | A<21>.PIN | A<19>.PIN | CFIN | A<17>.PIN | A<16>.PIN | A<20>.PIN | A<18>.PIN | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | AS | RESET
|
|
INPUTMC | 3 | 5 | 16 | 5 | 15 | 5 | 14
|
|
INPUTP | 11 | 161 | 162 | 163 | 169 | 190 | 172 | 175 | 167 | 171 | 152 | 263
|
|
EQ | 11 |
|
|
AUTOCONFIG_Z2_ACCESS.D = !AUTO_CONFIG_Z2_DONE<0> & A<23>.PIN & A<22>.PIN &
|
|
A<21>.PIN & A<19>.PIN & !CFIN & !A<17>.PIN & !A<16>.PIN &
|
|
!A<20>.PIN & !A<18>.PIN
|
|
# !AUTO_CONFIG_Z2_DONE<1> & A<23>.PIN & A<22>.PIN &
|
|
A<21>.PIN & A<19>.PIN & !CFIN & !A<17>.PIN & !A<16>.PIN &
|
|
!A<20>.PIN & !A<18>.PIN
|
|
# !AUTO_CONFIG_Z2_DONE<2> & A<23>.PIN & A<22>.PIN &
|
|
A<21>.PIN & A<19>.PIN & !CFIN & !A<17>.PIN & !A<16>.PIN &
|
|
!A<20>.PIN & !A<18>.PIN;
|
|
AUTOCONFIG_Z2_ACCESS.CLK = !AS;
|
|
AUTOCONFIG_Z2_ACCESS.AR = !RESET;
|
|
|
|
MACROCELL | 2 | 16 | Z3_ADR<13>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 8 | 11 | 2 | 7 | 16 | 14 | 15 | 14 | 10 | 14 | 4 | 14 | 7 | 7 | 7 | 2 | 17
|
|
INPUTS | 6 | A<15>.PIN | FCS | RESET | A<4> | A<2> | A<1>
|
|
INPUTP | 6 | 139 | 147 | 263 | 97 | 101 | 107
|
|
EXPORTS | 1 | 2 | 17
|
|
EQ | 4 |
|
|
Z3_ADR<13>.D = A<15>.PIN;
|
|
Z3_ADR<13>.CLK = !FCS;
|
|
Z3_ADR<13>.AP = !RESET;
|
|
Z3_ADR<13>.EXP = !A<4> & A<2> & !A<1>
|
|
|
|
MACROCELL | 8 | 1 | LAN_ACCESS
|
|
ATTRIBUTES | 8520496 | 0
|
|
OUTPUTMC | 84 | 8 | 10 | 15 | 5 | 15 | 2 | 15 | 1 | 14 | 16 | 14 | 14 | 14 | 13 | 8 | 13 | 8 | 16 | 10 | 2 | 10 | 4 | 10 | 9 | 10 | 10 | 12 | 7 | 15 | 10 | 15 | 7 | 9 | 15 | 11 | 9 | 9 | 1 | 7 | 4 | 1 | 0 | 11 | 11 | 3 | 1 | 4 | 13 | 4 | 14 | 4 | 16 | 6 | 2 | 6 | 4 | 6 | 11 | 1 | 14 | 4 | 9 | 1 | 10 | 0 | 5 | 0 | 4 | 1 | 9 | 1 | 13 | 1 | 12 | 4 | 11 | 9 | 2 | 7 | 1 | 11 | 7 | 7 | 2 | 11 | 4 | 9 | 3 | 9 | 4 | 9 | 7 | 9 | 9 | 9 | 10 | 11 | 5 | 7 | 7 | 13 | 13 | 13 | 2 | 11 | 2 | 1 | 15 | 0 | 2 | 0 | 6 | 1 | 1 | 1 | 8 | 1 | 16 | 1 | 17 | 3 | 2 | 4 | 8 | 4 | 10 | 4 | 12 | 4 | 15 | 6 | 1 | 6 | 5 | 6 | 10 | 7 | 0 | 7 | 3 | 9 | 0 | 9 | 5 | 9 | 6 | 9 | 8 | 9 | 11 | 9 | 12 | 9 | 13 | 9 | 14 | 9 | 16 | 9 | 17 | 11 | 3 | 11 | 6 | 11 | 8 | 11 | 10
|
|
INPUTS | 7 | SHUT_UP_Z2<0> | Z3 | $OpTx$FX_DC$462 | EXP46_.EXP | LAN_SM_FSM_FFd13.EXP | FCS | RESET
|
|
INPUTMC | 4 | 12 | 0 | 2 | 5 | 8 | 0 | 8 | 2
|
|
INPUTP | 3 | 151 | 147 | 263
|
|
IMPORTS | 2 | 8 | 0 | 8 | 2
|
|
EQ | 19 |
|
|
!LAN_ACCESS.D = !Z3
|
|
# SHUT_UP_Z2<0>
|
|
# $OpTx$FX_DC$462
|
|
;Imported pterms FB9_1
|
|
# $OpTx$FX_DC$463
|
|
# $OpTx$INV$437
|
|
# $OpTx$INV$436
|
|
# D<8>.PIN & !LAN_BASEADR<8>
|
|
# !D<8>.PIN & LAN_BASEADR<8>
|
|
;Imported pterms FB9_18
|
|
# D<11>.PIN & !LAN_BASEADR<11>
|
|
# !D<11>.PIN & LAN_BASEADR<11>
|
|
;Imported pterms FB9_3
|
|
# D<9>.PIN & !LAN_BASEADR<9>
|
|
# !D<9>.PIN & LAN_BASEADR<9>
|
|
# D<10>.PIN & !LAN_BASEADR<10>
|
|
# !D<10>.PIN & LAN_BASEADR<10>;
|
|
LAN_ACCESS.CLK = !FCS;
|
|
LAN_ACCESS.AR = !RESET;
|
|
|
|
MACROCELL | 5 | 12 | IDE_ACCESS
|
|
ATTRIBUTES | 8520496 | 0
|
|
OUTPUTMC | 5 | 8 | 12 | 14 | 5 | 5 | 11 | 14 | 3 | 13 | 13
|
|
INPUTS | 5 | IDE_BASEADR<6> | A<22>.PIN | $OpTx$INV$438 | AS | RESET
|
|
INPUTMC | 2 | 3 | 3 | 2 | 0
|
|
INPUTP | 3 | 162 | 152 | 263
|
|
EQ | 4 |
|
|
IDE_ACCESS.D = IDE_BASEADR<6> & A<22>.PIN & !$OpTx$INV$438
|
|
# !IDE_BASEADR<6> & !A<22>.PIN & !$OpTx$INV$438;
|
|
IDE_ACCESS.CLK = !AS;
|
|
IDE_ACCESS.AR = !RESET;
|
|
|
|
MACROCELL | 13 | 9 | LAN_D_INIT<1>
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 3 | 9 | 1 | 9 | 0 | 11 | 11
|
|
INPUTS | 5 | LAN_RST_SM_FSM_FFd1 | LAN_RST_SM_FSM_FFd3 | LAN_RST_SM_FSM_FFd2 | LAN_RST_SM_FSM_FFd4 | RESET
|
|
INPUTMC | 4 | 13 | 7 | 5 | 0 | 5 | 3 | 13 | 6
|
|
INPUTP | 1 | 263
|
|
EQ | 4 |
|
|
!LAN_D_INIT<1>.D = !LAN_RST_SM_FSM_FFd1 & !LAN_RST_SM_FSM_FFd3 &
|
|
!LAN_RST_SM_FSM_FFd2 & !LAN_RST_SM_FSM_FFd4;
|
|
LAN_D_INIT<1>.CLK = CLK_EXT; // GCK
|
|
LAN_D_INIT<1>.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 13 | 8 | LAN_D_INIT<8>
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 3 | 9 | 16 | 11 | 9 | 1 | 0
|
|
INPUTS | 5 | LAN_RST_SM_FSM_FFd6 | LAN_RST_SM_FSM_FFd5 | LAN_RST_SM_FSM_FFd7 | LAN_A_INIT<3> | RESET
|
|
INPUTMC | 4 | 13 | 4 | 13 | 5 | 13 | 3 | 13 | 0
|
|
INPUTP | 1 | 263
|
|
EQ | 4 |
|
|
!LAN_D_INIT<8>.D = !LAN_RST_SM_FSM_FFd6 & !LAN_RST_SM_FSM_FFd5 &
|
|
!LAN_RST_SM_FSM_FFd7 & !LAN_A_INIT<3>;
|
|
LAN_D_INIT<8>.CLK = CLK_EXT; // GCK
|
|
LAN_D_INIT<8>.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 13 | 7 | LAN_RST_SM_FSM_FFd1
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 3 | 13 | 9 | 13 | 7 | 13 | 11
|
|
INPUTS | 3 | LAN_RST_SM_FSM_FFd1 | LAN_RST_SM_FSM_FFd2 | RESET
|
|
INPUTMC | 2 | 13 | 7 | 5 | 3
|
|
INPUTP | 1 | 263
|
|
EQ | 3 |
|
|
!LAN_RST_SM_FSM_FFd1.D = !LAN_RST_SM_FSM_FFd1 & !LAN_RST_SM_FSM_FFd2;
|
|
LAN_RST_SM_FSM_FFd1.CLK = CLK_EXT; // GCK
|
|
LAN_RST_SM_FSM_FFd1.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 5 | 0 | LAN_RST_SM_FSM_FFd3
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 3 | 13 | 9 | 5 | 3 | 13 | 1
|
|
INPUTS | 2 | LAN_RST_SM_FSM_FFd4 | RESET
|
|
INPUTMC | 1 | 13 | 6
|
|
INPUTP | 1 | 263
|
|
EQ | 3 |
|
|
LAN_RST_SM_FSM_FFd3.D = LAN_RST_SM_FSM_FFd4;
|
|
LAN_RST_SM_FSM_FFd3.CLK = CLK_EXT; // GCK
|
|
LAN_RST_SM_FSM_FFd3.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 13 | 4 | LAN_RST_SM_FSM_FFd6
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 4 | 13 | 8 | 13 | 5 | 13 | 1 | 13 | 12
|
|
INPUTS | 2 | LAN_RST_SM_FSM_FFd7 | RESET
|
|
INPUTMC | 1 | 13 | 3
|
|
INPUTP | 1 | 263
|
|
EQ | 3 |
|
|
LAN_RST_SM_FSM_FFd6.D = LAN_RST_SM_FSM_FFd7;
|
|
LAN_RST_SM_FSM_FFd6.CLK = CLK_EXT; // GCK
|
|
LAN_RST_SM_FSM_FFd6.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 8 | 12 | IDE_ENABLE
|
|
ATTRIBUTES | 8520672 | 0
|
|
OUTPUTMC | 3 | 14 | 5 | 14 | 3 | 8 | 13
|
|
INPUTS | 8 | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | AS | RW | IDE_ACCESS | DQ_SWAP | DQ<9>.PIN | DQ<1>.PIN
|
|
INPUTMC | 3 | 2 | 2 | 5 | 12 | 8 | 14
|
|
INPUTP | 5 | 263 | 152 | 158 | 209 | 216
|
|
EXPORTS | 1 | 8 | 13
|
|
EQ | 6 |
|
|
IDE_ENABLE.D = Gnd;
|
|
IDE_ENABLE.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_ENABLE.AP = !RESET;
|
|
IDE_ENABLE.CE = !AS & !RW & IDE_ACCESS;
|
|
IDE_ENABLE.EXP = DQ_SWAP & DQ<9>.PIN
|
|
# !DQ_SWAP & DQ<1>.PIN
|
|
|
|
MACROCELL | 7 | 0 | DQ_DATA<0>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 7 | 0 | 9 | 3 | 7 | 1
|
|
INPUTS | 14 | DQ_DATA<0> | $OpTx$FX_DC$1323 | A<16>.PIN | DQ_SWAP | LAN_SM_FSM_FFd3 | A<8>.PIN | FCS | RESET | UDS | RW | LAN_ACCESS | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | DQ_DATA<12> | EXP45_.EXP
|
|
INPUTMC | 8 | 7 | 0 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 1 | 11 | 2 | 7 | 6 | 7 | 17
|
|
INPUTP | 6 | 175 | 106 | 147 | 263 | 155 | 158
|
|
EXPORTS | 1 | 7 | 1
|
|
IMPORTS | 1 | 7 | 17
|
|
EQ | 17 |
|
|
DQ_DATA<0>.D = DQ_DATA<0> & !$OpTx$FX_DC$1323
|
|
# A<16>.PIN & DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# !DQ_SWAP & LAN_SM_FSM_FFd3 & A<8>.PIN
|
|
;Imported pterms FB8_18
|
|
# D<8>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<8>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<0>.PIN
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<0>.PIN
|
|
# UDS & LDS & A<16>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
;Imported pterms FB8_17
|
|
# UDS & LDS & !DQ_SWAP & A<8>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<0>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<0>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
DQ_DATA<0>.EXP = !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<12>
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 0 | DQ_DATA<10>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 9 | 15 | 15 | 0 | 9 | 14
|
|
INPUTS | 11 | DQ_DATA<10> | $OpTx$FX_DC$1323 | DQ_SWAP | LAN_SM_FSM_FFd3 | A<10>.PIN | A<18>.PIN | D<10>.PIN | UDS | LAN_SM_FSM_FFd13 | EXP70_.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 7 | 15 | 0 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 15 | 17 | 11 | 2
|
|
INPUTP | 4 | 112 | 171 | 74 | 155
|
|
IMPORTS | 1 | 15 | 17
|
|
EQ | 14 |
|
|
DQ_DATA<10>.D = DQ_DATA<10> & !$OpTx$FX_DC$1323
|
|
# DQ_SWAP & LAN_SM_FSM_FFd3 & A<10>.PIN
|
|
# !DQ_SWAP & LAN_SM_FSM_FFd3 & A<18>.PIN
|
|
# D<10>.PIN & !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
;Imported pterms FB16_18
|
|
# D<10>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<2>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<2>.PIN
|
|
# UDS & LDS & DQ_SWAP & A<10>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 &
|
|
A<18>.PIN;
|
|
DQ_DATA<10>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<10>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 11 | 0 | DQ_DATA<11>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 11 | 8 | 11 | 0 | 11 | 7
|
|
INPUTS | 12 | DQ_DATA<11> | $OpTx$FX_DC$1323 | DQ_SWAP | LAN_SM_FSM_FFd3 | A<11>.PIN | A<19>.PIN | D<11>.PIN | UDS | LAN_SM_FSM_FFd13 | ROM_B_0_OBUF$BUF4.EXP | DQ_DATA<15>.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 8 | 11 | 0 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 11 | 1 | 11 | 17 | 11 | 2
|
|
INPUTP | 4 | 114 | 169 | 77 | 155
|
|
IMPORTS | 2 | 11 | 1 | 11 | 17
|
|
EQ | 15 |
|
|
DQ_DATA<11>.D = DQ_DATA<11> & !$OpTx$FX_DC$1323
|
|
# A<19>.PIN & !DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# DQ_SWAP & LAN_SM_FSM_FFd3 & A<11>.PIN
|
|
# D<11>.PIN & !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
;Imported pterms FB12_2
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<3>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<3>.PIN
|
|
# UDS & LDS & A<19>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & DQ_SWAP & A<11>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
;Imported pterms FB12_18
|
|
# D<11>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13;
|
|
DQ_DATA<11>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<11>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 7 | 6 | DQ_DATA<12>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 7 | 0 | 7 | 6 | 7 | 2
|
|
INPUTS | 11 | DQ_DATA<12> | $OpTx$FX_DC$1323 | DQ_SWAP | LAN_SM_FSM_FFd3 | A<12>.PIN | A<20>.PIN | D<12>.PIN | UDS | LAN_SM_FSM_FFd13 | EXP41_.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 7 | 7 | 6 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 7 | 5 | 11 | 2
|
|
INPUTP | 4 | 115 | 167 | 78 | 155
|
|
IMPORTS | 1 | 7 | 5
|
|
EQ | 14 |
|
|
DQ_DATA<12>.D = DQ_DATA<12> & !$OpTx$FX_DC$1323
|
|
# DQ_SWAP & LAN_SM_FSM_FFd3 & A<12>.PIN
|
|
# !DQ_SWAP & LAN_SM_FSM_FFd3 & A<20>.PIN
|
|
# D<12>.PIN & !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
;Imported pterms FB8_6
|
|
# D<12>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<4>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<4>.PIN
|
|
# UDS & LDS & DQ_SWAP & A<12>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 &
|
|
A<20>.PIN;
|
|
DQ_DATA<12>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<12>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 2 | DQ_DATA<13>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 2 | 11 | 6 | 14 | 2
|
|
INPUTS | 12 | DQ_DATA<13> | $OpTx$FX_DC$1323 | DQ_SWAP | LAN_SM_FSM_FFd3 | A<13>.PIN | A<21>.PIN | D<13>.PIN | UDS | LAN_SM_FSM_FFd13 | LAN_SM_FSM_FFd5.EXP | ROM_OE_S.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 8 | 14 | 2 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 14 | 1 | 14 | 3 | 11 | 2
|
|
INPUTP | 4 | 123 | 163 | 80 | 155
|
|
IMPORTS | 2 | 14 | 1 | 14 | 3
|
|
EQ | 15 |
|
|
DQ_DATA<13>.D = DQ_DATA<13> & !$OpTx$FX_DC$1323
|
|
# A<21>.PIN & !DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# DQ_SWAP & LAN_SM_FSM_FFd3 & A<13>.PIN
|
|
# D<13>.PIN & !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
;Imported pterms FB15_2
|
|
# D<13>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<5>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<5>.PIN
|
|
;Imported pterms FB15_4
|
|
# UDS & LDS & A<21>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & DQ_SWAP & A<13>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<13>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<13>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 7 | 8 | DQ_DATA<14>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 7 | 8 | 7 | 3 | 7 | 4
|
|
INPUTS | 12 | DQ_DATA<14> | $OpTx$FX_DC$1323 | DQ_SWAP | LAN_SM_FSM_FFd3 | A<14>.PIN | A<22>.PIN | D<14>.PIN | UDS | LAN_SM_FSM_FFd13 | LAN_CS_OBUF.EXP | LAN_RD_OBUF.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 8 | 7 | 8 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 7 | 7 | 7 | 9 | 11 | 2
|
|
INPUTP | 4 | 125 | 162 | 81 | 155
|
|
IMPORTS | 2 | 7 | 7 | 7 | 9
|
|
EQ | 15 |
|
|
DQ_DATA<14>.D = DQ_DATA<14> & !$OpTx$FX_DC$1323
|
|
# A<22>.PIN & !DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# DQ_SWAP & LAN_SM_FSM_FFd3 & A<14>.PIN
|
|
# D<14>.PIN & !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
;Imported pterms FB8_8
|
|
# D<14>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<6>.PIN
|
|
;Imported pterms FB8_10
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<6>.PIN
|
|
# UDS & LDS & A<22>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & DQ_SWAP & A<14>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<14>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<14>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 11 | 17 | DQ_DATA<15>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 4 | 11 | 3 | 11 | 17 | 11 | 5 | 11 | 0
|
|
INPUTS | 11 | DQ_DATA<15> | $OpTx$FX_DC$1323 | DQ_SWAP | LAN_SM_FSM_FFd3 | A<15>.PIN | A<23>.PIN | D<11>.PIN | LDS | LAN_SM_FSM_FFd13 | EXP59_.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 7 | 11 | 17 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 11 | 16 | 11 | 2
|
|
INPUTP | 4 | 139 | 161 | 77 | 157
|
|
EXPORTS | 1 | 11 | 0
|
|
IMPORTS | 1 | 11 | 16
|
|
EQ | 16 |
|
|
DQ_DATA<15>.D = DQ_DATA<15> & !$OpTx$FX_DC$1323
|
|
# A<23>.PIN & !DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# DQ_SWAP & LAN_SM_FSM_FFd3 & A<15>.PIN
|
|
;Imported pterms FB12_17
|
|
# D<15>.PIN & !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<15>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<7>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<7>.PIN
|
|
# UDS & LDS & DQ_SWAP & A<15>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
;Imported pterms FB12_16
|
|
# UDS & LDS & A<23>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<15>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<15>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
DQ_DATA<15>.EXP = D<11>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 0 | DQ_DATA<1>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 9 | 0 | 14 | 0 | 9 | 2
|
|
INPUTS | 11 | DQ_DATA<1> | $OpTx$FX_DC$1323 | A<17>.PIN | DQ_SWAP | LAN_SM_FSM_FFd3 | A<9>.PIN | UDS | LAN_SM_FSM_FFd13 | D<1>.PIN | EXP68_.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 7 | 14 | 0 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 14 | 17 | 11 | 2
|
|
INPUTP | 4 | 172 | 108 | 155 | 30
|
|
IMPORTS | 1 | 14 | 17
|
|
EQ | 14 |
|
|
DQ_DATA<1>.D = DQ_DATA<1> & !$OpTx$FX_DC$1323
|
|
# A<17>.PIN & DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# !DQ_SWAP & LAN_SM_FSM_FFd3 & A<9>.PIN
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<1>.PIN
|
|
;Imported pterms FB15_18
|
|
# D<9>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<9>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<1>.PIN
|
|
# UDS & LDS & A<17>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & !DQ_SWAP & A<9>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<1>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<1>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 15 | 4 | DQ_DATA<2>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 15 | 4 | 9 | 6 | 9 | 7
|
|
INPUTS | 11 | DQ_DATA<2> | $OpTx$FX_DC$1323 | DQ_SWAP | LAN_SM_FSM_FFd3 | A<18>.PIN | A<10>.PIN | UDS | LAN_SM_FSM_FFd13 | D<2>.PIN | EXP69_.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 7 | 15 | 4 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 15 | 3 | 11 | 2
|
|
INPUTP | 4 | 171 | 112 | 155 | 71
|
|
IMPORTS | 1 | 15 | 3
|
|
EQ | 14 |
|
|
DQ_DATA<2>.D = DQ_DATA<2> & !$OpTx$FX_DC$1323
|
|
# DQ_SWAP & LAN_SM_FSM_FFd3 & A<18>.PIN
|
|
# !DQ_SWAP & LAN_SM_FSM_FFd3 & A<10>.PIN
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<2>.PIN
|
|
;Imported pterms FB16_4
|
|
# D<10>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<10>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<2>.PIN
|
|
# UDS & LDS & DQ_SWAP & LAN_SM_FSM_FFd13 &
|
|
A<18>.PIN
|
|
# UDS & LDS & !DQ_SWAP & A<10>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<2>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<2>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 11 | 15 | DQ_DATA<3>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 11 | 15 | 9 | 5 | 11 | 16
|
|
INPUTS | 12 | DQ_DATA<3> | $OpTx$FX_DC$1323 | A<19>.PIN | DQ_SWAP | LAN_SM_FSM_FFd3 | A<11>.PIN | UDS | LDS | A<23>.PIN | LAN_SM_FSM_FFd13 | EXP58_.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 7 | 11 | 15 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 11 | 14 | 11 | 2
|
|
INPUTP | 5 | 169 | 114 | 155 | 157 | 161
|
|
EXPORTS | 1 | 11 | 16
|
|
IMPORTS | 1 | 11 | 14
|
|
EQ | 17 |
|
|
DQ_DATA<3>.D = DQ_DATA<3> & !$OpTx$FX_DC$1323
|
|
# A<19>.PIN & DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# !DQ_SWAP & LAN_SM_FSM_FFd3 & A<11>.PIN
|
|
;Imported pterms FB12_15
|
|
# D<11>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<11>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<3>.PIN
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<3>.PIN
|
|
# UDS & LDS & A<19>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
;Imported pterms FB12_14
|
|
# UDS & LDS & !DQ_SWAP & A<11>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<3>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<3>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
DQ_DATA<3>.EXP = UDS & LDS & A<23>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 7 | 11 | DQ_DATA<4>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 7 | 11 | 9 | 16 | 9 | 17
|
|
INPUTS | 11 | DQ_DATA<4> | $OpTx$FX_DC$1323 | DQ_SWAP | LAN_SM_FSM_FFd3 | A<20>.PIN | A<12>.PIN | UDS | LAN_SM_FSM_FFd13 | D<4>.PIN | EXP42_.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 7 | 7 | 11 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 7 | 10 | 11 | 2
|
|
INPUTP | 4 | 167 | 115 | 155 | 38
|
|
IMPORTS | 1 | 7 | 10
|
|
EQ | 14 |
|
|
DQ_DATA<4>.D = DQ_DATA<4> & !$OpTx$FX_DC$1323
|
|
# DQ_SWAP & LAN_SM_FSM_FFd3 & A<20>.PIN
|
|
# !DQ_SWAP & LAN_SM_FSM_FFd3 & A<12>.PIN
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<4>.PIN
|
|
;Imported pterms FB8_11
|
|
# D<12>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<12>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<4>.PIN
|
|
# UDS & LDS & DQ_SWAP & LAN_SM_FSM_FFd13 &
|
|
A<20>.PIN
|
|
# UDS & LDS & !DQ_SWAP & A<12>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<4>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<4>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 12 | DQ_DATA<5>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 14 | 12 | 9 | 8 | 9 | 9
|
|
INPUTS | 12 | DQ_DATA<5> | $OpTx$FX_DC$1323 | A<21>.PIN | DQ_SWAP | LAN_SM_FSM_FFd3 | A<13>.PIN | UDS | LAN_SM_FSM_FFd13 | D<5>.PIN | ROM_B_0_OBUF$BUF10.EXP | Z3_DATA<15>.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 8 | 14 | 12 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 14 | 11 | 14 | 13 | 11 | 2
|
|
INPUTP | 4 | 163 | 123 | 155 | 37
|
|
IMPORTS | 2 | 14 | 11 | 14 | 13
|
|
EQ | 15 |
|
|
DQ_DATA<5>.D = DQ_DATA<5> & !$OpTx$FX_DC$1323
|
|
# A<21>.PIN & DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# !DQ_SWAP & LAN_SM_FSM_FFd3 & A<13>.PIN
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<5>.PIN
|
|
;Imported pterms FB15_12
|
|
# D<13>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<13>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<5>.PIN
|
|
# UDS & LDS & A<21>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
;Imported pterms FB15_14
|
|
# UDS & LDS & !DQ_SWAP & A<13>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<5>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<5>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 7 | 13 | DQ_DATA<6>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 7 | 13 | 9 | 12 | 9 | 13
|
|
INPUTS | 11 | DQ_DATA<6> | $OpTx$FX_DC$1323 | A<22>.PIN | DQ_SWAP | LAN_SM_FSM_FFd3 | A<14>.PIN | UDS | LAN_SM_FSM_FFd13 | D<6>.PIN | EXP43_.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 7 | 7 | 13 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 7 | 12 | 11 | 2
|
|
INPUTP | 4 | 162 | 125 | 155 | 26
|
|
IMPORTS | 1 | 7 | 12
|
|
EQ | 14 |
|
|
DQ_DATA<6>.D = DQ_DATA<6> & !$OpTx$FX_DC$1323
|
|
# A<22>.PIN & DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# !DQ_SWAP & LAN_SM_FSM_FFd3 & A<14>.PIN
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<6>.PIN
|
|
;Imported pterms FB8_13
|
|
# D<14>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<14>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<6>.PIN
|
|
# UDS & LDS & A<22>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & !DQ_SWAP & A<14>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<6>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<6>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 11 | 13 | DQ_DATA<7>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 11 | 13 | 9 | 11 | 11 | 14
|
|
INPUTS | 12 | DQ_DATA<7> | $OpTx$FX_DC$1323 | A<23>.PIN | DQ_SWAP | LAN_SM_FSM_FFd3 | A<15>.PIN | UDS | LDS | A<11>.PIN | LAN_SM_FSM_FFd13 | EXP57_.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 7 | 11 | 13 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 11 | 12 | 11 | 2
|
|
INPUTP | 5 | 161 | 139 | 155 | 157 | 114
|
|
EXPORTS | 1 | 11 | 14
|
|
IMPORTS | 1 | 11 | 12
|
|
EQ | 17 |
|
|
DQ_DATA<7>.D = DQ_DATA<7> & !$OpTx$FX_DC$1323
|
|
# A<23>.PIN & DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# !DQ_SWAP & LAN_SM_FSM_FFd3 & A<15>.PIN
|
|
;Imported pterms FB12_13
|
|
# D<15>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<15>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<7>.PIN
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<7>.PIN
|
|
# UDS & LDS & A<23>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
;Imported pterms FB12_12
|
|
# UDS & LDS & !DQ_SWAP & A<15>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<7>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<7>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
DQ_DATA<7>.EXP = UDS & LDS & !DQ_SWAP & A<11>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 7 | 15 | DQ_DATA<8>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 2 | 7 | 15 | 1 | 1
|
|
INPUTS | 11 | DQ_DATA<8> | $OpTx$FX_DC$1323 | DQ_SWAP | LAN_SM_FSM_FFd3 | A<8>.PIN | A<16>.PIN | D<8>.PIN | UDS | LAN_SM_FSM_FFd13 | EXP44_.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 7 | 7 | 15 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 7 | 14 | 11 | 2
|
|
INPUTP | 4 | 106 | 175 | 32 | 155
|
|
IMPORTS | 1 | 7 | 14
|
|
EQ | 14 |
|
|
DQ_DATA<8>.D = DQ_DATA<8> & !$OpTx$FX_DC$1323
|
|
# A<16>.PIN & !DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# DQ_SWAP & LAN_SM_FSM_FFd3 & A<8>.PIN
|
|
# D<8>.PIN & !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
;Imported pterms FB8_15
|
|
# D<8>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<0>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<0>.PIN
|
|
# UDS & LDS & A<16>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & DQ_SWAP & A<8>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<8>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<8>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 9 | DQ_DATA<9>
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 3 | 11 | 10 | 14 | 9 | 11 | 9
|
|
INPUTS | 12 | DQ_DATA<9> | $OpTx$FX_DC$1323 | DQ_SWAP | LAN_SM_FSM_FFd3 | A<9>.PIN | A<17>.PIN | D<9>.PIN | UDS | LAN_SM_FSM_FFd13 | LAN_RD_S.EXP | LAN_SM_FSM_FFd9.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 8 | 14 | 9 | 10 | 0 | 8 | 14 | 8 | 11 | 8 | 2 | 14 | 8 | 14 | 10 | 11 | 2
|
|
INPUTP | 4 | 108 | 172 | 73 | 155
|
|
IMPORTS | 2 | 14 | 8 | 14 | 10
|
|
EQ | 15 |
|
|
DQ_DATA<9>.D = DQ_DATA<9> & !$OpTx$FX_DC$1323
|
|
# A<17>.PIN & !DQ_SWAP & LAN_SM_FSM_FFd3
|
|
# DQ_SWAP & LAN_SM_FSM_FFd3 & A<9>.PIN
|
|
# D<9>.PIN & !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
;Imported pterms FB15_9
|
|
# D<9>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<1>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<1>.PIN
|
|
;Imported pterms FB15_11
|
|
# UDS & LDS & A<17>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & DQ_SWAP & A<9>.PIN &
|
|
LAN_SM_FSM_FFd13;
|
|
DQ_DATA<9>.CLK = CLK_EXT; // GCK
|
|
DQ_DATA<9>.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 5 | 3 | LAN_RST_SM_FSM_FFd2
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 2 | 13 | 9 | 13 | 7
|
|
INPUTS | 2 | LAN_RST_SM_FSM_FFd3 | RESET
|
|
INPUTMC | 1 | 5 | 0
|
|
INPUTP | 1 | 263
|
|
EQ | 3 |
|
|
LAN_RST_SM_FSM_FFd2.D = LAN_RST_SM_FSM_FFd3;
|
|
LAN_RST_SM_FSM_FFd2.CLK = CLK_EXT; // GCK
|
|
LAN_RST_SM_FSM_FFd2.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 13 | 6 | LAN_RST_SM_FSM_FFd4
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 2 | 13 | 9 | 5 | 0
|
|
INPUTS | 2 | LAN_RST_SM_FSM_FFd5 | RESET
|
|
INPUTMC | 1 | 13 | 5
|
|
INPUTP | 1 | 263
|
|
EQ | 3 |
|
|
LAN_RST_SM_FSM_FFd4.D = LAN_RST_SM_FSM_FFd5;
|
|
LAN_RST_SM_FSM_FFd4.CLK = CLK_EXT; // GCK
|
|
LAN_RST_SM_FSM_FFd4.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 13 | 5 | LAN_RST_SM_FSM_FFd5
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 3 | 13 | 8 | 13 | 6 | 13 | 12
|
|
INPUTS | 2 | LAN_RST_SM_FSM_FFd6 | RESET
|
|
INPUTMC | 1 | 13 | 4
|
|
INPUTP | 1 | 263
|
|
EQ | 3 |
|
|
LAN_RST_SM_FSM_FFd5.D = LAN_RST_SM_FSM_FFd6;
|
|
LAN_RST_SM_FSM_FFd5.CLK = CLK_EXT; // GCK
|
|
LAN_RST_SM_FSM_FFd5.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 13 | 3 | LAN_RST_SM_FSM_FFd7
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 3 | 13 | 8 | 13 | 4 | 13 | 12
|
|
INPUTS | 2 | LAN_A_INIT<3> | RESET
|
|
INPUTMC | 1 | 13 | 0
|
|
INPUTP | 1 | 263
|
|
EQ | 3 |
|
|
LAN_RST_SM_FSM_FFd7.D = LAN_A_INIT<3>;
|
|
LAN_RST_SM_FSM_FFd7.CLK = CLK_EXT; // GCK
|
|
LAN_RST_SM_FSM_FFd7.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 13 | 1 | LAN_WR_RST
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 2 | 7 | 4 | 12 | 14
|
|
INPUTS | 3 | LAN_RST_SM_FSM_FFd3 | LAN_RST_SM_FSM_FFd6 | RESET
|
|
INPUTMC | 2 | 5 | 0 | 13 | 4
|
|
INPUTP | 1 | 263
|
|
EQ | 3 |
|
|
!LAN_WR_RST.D = !LAN_RST_SM_FSM_FFd3 & !LAN_RST_SM_FSM_FFd6;
|
|
LAN_WR_RST.CLK = CLK_EXT; // GCK
|
|
LAN_WR_RST.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 12 | 0 | SHUT_UP_Z2<0>
|
|
ATTRIBUTES | 4326308 | 0
|
|
OUTPUTMC | 6 | 8 | 14 | 8 | 1 | 12 | 0 | 8 | 13 | 8 | 15 | 12 | 17
|
|
INPUTS | 16 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | SHUT_UP_Z2<0> | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | AUTO_CONFIG_Z2_DONE<1>
|
|
INPUTMC | 5 | 5 | 16 | 4 | 17 | 12 | 0 | 2 | 2 | 5 | 15
|
|
INPUTP | 11 | 91 | 97 | 101 | 107 | 152 | 155 | 98 | 99 | 158 | 157 | 263
|
|
EXPORTS | 1 | 12 | 17
|
|
EQ | 10 |
|
|
SHUT_UP_Z2<0>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS &
|
|
SHUT_UP_Z2<0>
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS &
|
|
SHUT_UP_Z2<0>;
|
|
SHUT_UP_Z2<0>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
SHUT_UP_Z2<0>.AP = !RESET;
|
|
SHUT_UP_Z2<0>.EXP = A<2> & A<1> & AUTO_CONFIG_Z2_DONE<0> &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !A<3>
|
|
|
|
MACROCELL | 0 | 0 | SHUT_UP_Z2<1>
|
|
ATTRIBUTES | 4326308 | 0
|
|
OUTPUTMC | 3 | 0 | 0 | 4 | 1 | 0 | 1
|
|
INPUTS | 18 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | SHUT_UP_Z2<1> | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | D<8>.PIN | LAN_BASEADR<8>
|
|
INPUTMC | 6 | 5 | 16 | 5 | 15 | 4 | 17 | 0 | 0 | 2 | 2 | 0 | 1
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 155 | 98 | 99 | 158 | 157 | 263 | 32
|
|
EXPORTS | 1 | 0 | 1
|
|
EQ | 11 |
|
|
SHUT_UP_Z2<1>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS & SHUT_UP_Z2<1>
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS & SHUT_UP_Z2<1>;
|
|
SHUT_UP_Z2<1>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
SHUT_UP_Z2<1>.AP = !RESET;
|
|
SHUT_UP_Z2<1>.EXP = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<8>.PIN & !LAN_BASEADR<8> & !LDS & A<6> & !A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 3 | 0 | SHUT_UP_Z2<2>
|
|
ATTRIBUTES | 4326308 | 0
|
|
OUTPUTMC | 3 | 3 | 0 | 2 | 0 | 3 | 17
|
|
INPUTS | 19 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | SHUT_UP_Z2<2> | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | D<8>.PIN | CP_BASEADR<0>
|
|
INPUTMC | 7 | 5 | 16 | 5 | 15 | 5 | 14 | 4 | 17 | 3 | 0 | 2 | 2 | 3 | 17
|
|
INPUTP | 12 | 91 | 97 | 101 | 107 | 152 | 155 | 98 | 99 | 158 | 157 | 263 | 32
|
|
EXPORTS | 1 | 3 | 17
|
|
EQ | 13 |
|
|
SHUT_UP_Z2<2>.T = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS &
|
|
SHUT_UP_Z2<2>
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS &
|
|
SHUT_UP_Z2<2>;
|
|
SHUT_UP_Z2<2>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
SHUT_UP_Z2<2>.AP = !RESET;
|
|
SHUT_UP_Z2<2>.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<8>.PIN &
|
|
!CP_BASEADR<0> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 12 | 12 | D_Z2_OUT<0>
|
|
ATTRIBUTES | 8520612 | 0
|
|
OUTPUTMC | 1 | 4 | 15
|
|
INPUTS | 7 | AUTOCONFIG_Z2_ACCESS | A<6> | AS | EXP64_.EXP | LAN_WRL_OBUF.EXP | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET
|
|
INPUTMC | 4 | 4 | 17 | 12 | 11 | 12 | 13 | 2 | 2
|
|
INPUTP | 3 | 98 | 152 | 263
|
|
IMPORTS | 2 | 12 | 11 | 12 | 13
|
|
EQ | 18 |
|
|
D_Z2_OUT<0>.D = AS
|
|
# A<6>
|
|
# !AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB13_12
|
|
# A<5> & A<4>
|
|
# A<5> & !A<2>
|
|
# UDS & LDS
|
|
# A<4> & !A<2> & !A<3>
|
|
# A<4> & A<1> & !A<3>
|
|
;Imported pterms FB13_14
|
|
# !A<4> & !A<2> & A<1>
|
|
# A<2> & !A<1> & A<3>
|
|
# !A<5> & !A<4> & A<1> & AUTO_CONFIG_Z2_DONE<0>
|
|
# !A<5> & !A<4> & A<1> & A<3>
|
|
# !A<5> & AUTO_CONFIG_Z2_DONE<0> &
|
|
AUTO_CONFIG_Z2_DONE<1> & !A<3>;
|
|
D_Z2_OUT<0>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
D_Z2_OUT<0>.AP = !RESET;
|
|
|
|
MACROCELL | 12 | 16 | D_Z2_OUT<1>
|
|
ATTRIBUTES | 8520612 | 0
|
|
OUTPUTMC | 1 | 6 | 1
|
|
INPUTS | 7 | AUTOCONFIG_Z2_ACCESS | A<6> | AS | EXP66_.EXP | EXP67_.EXP | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET
|
|
INPUTMC | 4 | 4 | 17 | 12 | 15 | 12 | 17 | 2 | 2
|
|
INPUTP | 3 | 98 | 152 | 263
|
|
IMPORTS | 2 | 12 | 15 | 12 | 17
|
|
EQ | 22 |
|
|
D_Z2_OUT<1>.D = AS
|
|
# A<6>
|
|
# !AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB13_16
|
|
# A<5> & !$OpTx$$OpTx$FX_DC$476_INV$1624
|
|
# UDS & LDS
|
|
# !A<4> & A<2> & A<3>
|
|
# !A<4> & !A<1> & A<3>
|
|
# A<4> & A<2> & !AUTO_CONFIG_Z2_DONE<0> & !A<3>
|
|
;Imported pterms FB13_18
|
|
# !A<5> & AUTO_CONFIG_Z2_DONE<0> &
|
|
AUTO_CONFIG_Z2_DONE<1> & $OpTx$$OpTx$FX_DC$476_INV$1624
|
|
# A<4> & A<2> & !AUTO_CONFIG_Z2_DONE<1> & !A<3>
|
|
# A<4> & !A<2> & A<1> & A<3>
|
|
# A<4> & !A<2> & !A<1> & !A<3>
|
|
# A<4> & A<1> & AUTO_CONFIG_Z2_DONE<0> &
|
|
AUTO_CONFIG_Z2_DONE<1> & !A<3>
|
|
;Imported pterms FB13_1
|
|
# A<2> & A<1> & AUTO_CONFIG_Z2_DONE<0> &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !A<3>;
|
|
D_Z2_OUT<1>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
D_Z2_OUT<1>.AP = !RESET;
|
|
|
|
MACROCELL | 12 | 9 | D_Z2_OUT<2>
|
|
ATTRIBUTES | 8520612 | 0
|
|
OUTPUTMC | 1 | 6 | 5
|
|
INPUTS | 7 | AUTOCONFIG_Z2_ACCESS | A<6> | AS | EXP62_.EXP | EXP63_.EXP | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET
|
|
INPUTMC | 4 | 4 | 17 | 12 | 8 | 12 | 10 | 2 | 2
|
|
INPUTP | 3 | 98 | 152 | 263
|
|
IMPORTS | 2 | 12 | 8 | 12 | 10
|
|
EQ | 21 |
|
|
D_Z2_OUT<2>.D = AS
|
|
# A<6>
|
|
# !AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB13_9
|
|
# A<5> & A<4>
|
|
# A<5> & !A<2>
|
|
# A<4> & !A<2>
|
|
# !A<4> & A<3>
|
|
# A<1> & A<3>
|
|
;Imported pterms FB13_8
|
|
# !A<5> & !A<4> & A<2> & A<1> &
|
|
!AUTO_CONFIG_Z2_DONE<0>
|
|
;Imported pterms FB13_11
|
|
# A<5> & !A<1>
|
|
# UDS & LDS
|
|
# A<4> & !A<1> & !A<3>
|
|
# !A<2> & !A<1> & AUTO_CONFIG_Z2_DONE<0>
|
|
# !A<4> & !A<1> & AUTO_CONFIG_Z2_DONE<0> &
|
|
AUTO_CONFIG_Z2_DONE<1>;
|
|
D_Z2_OUT<2>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
D_Z2_OUT<2>.AP = !RESET;
|
|
|
|
MACROCELL | 12 | 6 | D_Z2_OUT<3>
|
|
ATTRIBUTES | 8520612 | 0
|
|
OUTPUTMC | 2 | 6 | 10 | 12 | 7
|
|
INPUTS | 14 | A<5> | A<4> | A<2> | A<1> | AS | UDS | A<6> | AUTOCONFIG_Z2_ACCESS | LDS | DQ_SWAP | DQ<7>.PIN | EXP61_.EXP | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET
|
|
INPUTMC | 4 | 4 | 17 | 8 | 14 | 12 | 5 | 2 | 2
|
|
INPUTP | 10 | 91 | 97 | 101 | 107 | 152 | 155 | 98 | 157 | 226 | 263
|
|
EXPORTS | 1 | 12 | 7
|
|
IMPORTS | 1 | 12 | 5
|
|
EQ | 29 |
|
|
!D_Z2_OUT<3>.D = !A<5> & A<4> & A<2> & A<1> & !AS & !UDS & !A<6> &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<4> & A<2> & A<1> & !AS & !LDS & !A<6> &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB13_6
|
|
# !A<5> & !A<2> & A<1> & !AS & !UDS & !A<6> & !A<3> &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<2> & A<1> & !AS & !LDS & !A<6> & !A<3> &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<1> & !AS & !AUTO_CONFIG_Z2_DONE<0> &
|
|
!UDS & !A<6> & !A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<1> & !AS & !AUTO_CONFIG_Z2_DONE<1> &
|
|
!UDS & !A<6> & !A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<1> & !AS & !AUTO_CONFIG_Z2_DONE<1> &
|
|
!LDS & !A<6> & !A<3> & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB13_5
|
|
# !A<5> & A<1> & !AS & !AUTO_CONFIG_Z2_DONE<0> &
|
|
!LDS & !A<6> & !A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# A<5> & !A<4> & A<2> & !A<1> & !AS & !UDS & !A<6> &
|
|
!A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# A<5> & !A<4> & A<2> & !A<1> & !AS & !LDS & !A<6> &
|
|
!A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<4> & !A<2> & !A<1> & !AS & !UDS & !A<6> &
|
|
A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<4> & !A<2> & !A<1> & !AS & !LDS & !A<6> &
|
|
A<3> & AUTOCONFIG_Z2_ACCESS;
|
|
D_Z2_OUT<3>.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
D_Z2_OUT<3>.AP = !RESET;
|
|
D_Z2_OUT<3>.EXP = !DQ_SWAP & DQ<7>.PIN
|
|
|
|
MACROCELL | 14 | 5 | IDE_R_S
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 0 | 16
|
|
INPUTS | 6 | AS | RW | IDE_ACCESS | IDE_ENABLE | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET
|
|
INPUTMC | 3 | 5 | 12 | 8 | 12 | 2 | 2
|
|
INPUTP | 3 | 152 | 158 | 263
|
|
EQ | 3 |
|
|
!IDE_R_S.D = !AS & RW & IDE_ACCESS & !IDE_ENABLE;
|
|
IDE_R_S.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_R_S.AP = !RESET;
|
|
|
|
MACROCELL | 5 | 11 | IDE_W_S
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 2 | 2
|
|
INPUTS | 5 | AS | RW | IDE_ACCESS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET
|
|
INPUTMC | 2 | 5 | 12 | 2 | 2
|
|
INPUTP | 3 | 152 | 158 | 263
|
|
EQ | 3 |
|
|
!IDE_W_S.D = !AS & !RW & IDE_ACCESS;
|
|
IDE_W_S.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
IDE_W_S.AP = !RESET;
|
|
|
|
MACROCELL | 14 | 3 | ROM_OE_S
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 2 | 4 | 4 | 14 | 2
|
|
INPUTS | 12 | AS | RW | IDE_ACCESS | IDE_ENABLE | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | RESET | UDS | LDS | A<21>.PIN | DQ_SWAP | LAN_SM_FSM_FFd13 | A<13>.PIN
|
|
INPUTMC | 5 | 5 | 12 | 8 | 12 | 2 | 2 | 8 | 14 | 8 | 2
|
|
INPUTP | 7 | 152 | 158 | 263 | 155 | 157 | 163 | 123
|
|
EXPORTS | 1 | 14 | 2
|
|
EQ | 7 |
|
|
!ROM_OE_S.D = !AS & RW & IDE_ACCESS & IDE_ENABLE;
|
|
ROM_OE_S.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
ROM_OE_S.AP = !RESET;
|
|
ROM_OE_S.EXP = UDS & LDS & A<21>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & DQ_SWAP & A<13>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 5 | 8 | Z3_ADR<10>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 5 | 7
|
|
INPUTS | 3 | A<12>.PIN | FCS | RESET
|
|
INPUTP | 3 | 115 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<10>.D = A<12>.PIN;
|
|
Z3_ADR<10>.CLK = !FCS;
|
|
Z3_ADR<10>.AP = !RESET;
|
|
|
|
MACROCELL | 8 | 5 | Z3_ADR<11>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 5 | 2
|
|
INPUTS | 3 | A<13>.PIN | FCS | RESET
|
|
INPUTP | 3 | 123 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<11>.D = A<13>.PIN;
|
|
Z3_ADR<11>.CLK = !FCS;
|
|
Z3_ADR<11>.AP = !RESET;
|
|
|
|
MACROCELL | 8 | 4 | Z3_ADR<12>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 5 | 4
|
|
INPUTS | 3 | A<14>.PIN | FCS | RESET
|
|
INPUTP | 3 | 125 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<12>.D = A<14>.PIN;
|
|
Z3_ADR<12>.CLK = !FCS;
|
|
Z3_ADR<12>.AP = !RESET;
|
|
|
|
MACROCELL | 2 | 15 | Z3_ADR<2>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 3 | 7
|
|
INPUTS | 3 | A<4> | FCS | RESET
|
|
INPUTP | 3 | 97 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<2>.D = A<4>;
|
|
Z3_ADR<2>.CLK = !FCS;
|
|
Z3_ADR<2>.AP = !RESET;
|
|
|
|
MACROCELL | 2 | 12 | Z3_ADR<3>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 1 | 2
|
|
INPUTS | 3 | A<5> | FCS | RESET
|
|
INPUTP | 3 | 91 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<3>.D = A<5>;
|
|
Z3_ADR<3>.CLK = !FCS;
|
|
Z3_ADR<3>.AP = !RESET;
|
|
|
|
MACROCELL | 2 | 11 | Z3_ADR<4>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 3 | 13
|
|
INPUTS | 3 | A<6> | FCS | RESET
|
|
INPUTP | 3 | 98 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<4>.D = A<6>;
|
|
Z3_ADR<4>.CLK = !FCS;
|
|
Z3_ADR<4>.AP = !RESET;
|
|
|
|
MACROCELL | 2 | 10 | Z3_ADR<5>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 1 | 4
|
|
INPUTS | 3 | A<7> | FCS | RESET
|
|
INPUTP | 3 | 100 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<5>.D = A<7>;
|
|
Z3_ADR<5>.CLK = !FCS;
|
|
Z3_ADR<5>.AP = !RESET;
|
|
|
|
MACROCELL | 2 | 9 | Z3_ADR<6>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 1 | 2
|
|
INPUTS | 3 | A<8>.PIN | FCS | RESET
|
|
INPUTP | 3 | 106 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<6>.D = A<8>.PIN;
|
|
Z3_ADR<6>.CLK = !FCS;
|
|
Z3_ADR<6>.AP = !RESET;
|
|
|
|
MACROCELL | 2 | 8 | Z3_ADR<7>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 5 | 9
|
|
INPUTS | 3 | A<9>.PIN | FCS | RESET
|
|
INPUTP | 3 | 108 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<7>.D = A<9>.PIN;
|
|
Z3_ADR<7>.CLK = !FCS;
|
|
Z3_ADR<7>.AP = !RESET;
|
|
|
|
MACROCELL | 2 | 7 | Z3_ADR<8>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 5 | 13
|
|
INPUTS | 3 | A<10>.PIN | FCS | RESET
|
|
INPUTP | 3 | 112 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<8>.D = A<10>.PIN;
|
|
Z3_ADR<8>.CLK = !FCS;
|
|
Z3_ADR<8>.AP = !RESET;
|
|
|
|
MACROCELL | 13 | 17 | Z3_ADR<9>
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 5 | 5
|
|
INPUTS | 3 | A<11>.PIN | FCS | RESET
|
|
INPUTP | 3 | 114 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR<9>.D = A<11>.PIN;
|
|
Z3_ADR<9>.CLK = !FCS;
|
|
Z3_ADR<9>.AP = !RESET;
|
|
|
|
MACROCELL | 13 | 16 | Z3_ADR_0
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 3 | 4
|
|
INPUTS | 3 | A<2> | FCS | RESET
|
|
INPUTP | 3 | 101 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR_0.D = A<2>;
|
|
Z3_ADR_0.CLK = !FCS;
|
|
Z3_ADR_0.AP = !RESET;
|
|
|
|
MACROCELL | 13 | 15 | Z3_ADR_1
|
|
ATTRIBUTES | 8520608 | 0
|
|
OUTPUTMC | 1 | 3 | 11
|
|
INPUTS | 3 | A<3> | FCS | RESET
|
|
INPUTP | 3 | 99 | 147 | 263
|
|
EQ | 3 |
|
|
Z3_ADR_1.D = A<3>;
|
|
Z3_ADR_1.CLK = !FCS;
|
|
Z3_ADR_1.AP = !RESET;
|
|
|
|
MACROCELL | 13 | 12 | LAN_A_INIT<6>
|
|
ATTRIBUTES | 8553348 | 0
|
|
OUTPUTMC | 1 | 1 | 4
|
|
INPUTS | 5 | LAN_RST_SM_FSM_FFd6 | LAN_RST_SM_FSM_FFd5 | LAN_RST_SM_FSM_FFd7 | LAN_A_INIT<3> | RESET
|
|
INPUTMC | 4 | 13 | 4 | 13 | 5 | 13 | 3 | 13 | 0
|
|
INPUTP | 1 | 263
|
|
EQ | 4 |
|
|
!LAN_A_INIT<6>.D = !LAN_RST_SM_FSM_FFd6 & !LAN_RST_SM_FSM_FFd5 &
|
|
!LAN_RST_SM_FSM_FFd7 & !LAN_A_INIT<3>;
|
|
LAN_A_INIT<6>.CLK = CLK_EXT; // GCK
|
|
LAN_A_INIT<6>.AP = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 13 | 11 | LAN_CS_RST
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 1 | 7 | 7
|
|
INPUTS | 3 | LAN_RST_SM_FSM_FFd1 | LAN_A_INIT<3> | RESET
|
|
INPUTMC | 2 | 13 | 7 | 13 | 0
|
|
INPUTP | 1 | 263
|
|
EQ | 3 |
|
|
LAN_CS_RST.D = !LAN_RST_SM_FSM_FFd1 & !LAN_A_INIT<3>;
|
|
LAN_CS_RST.CLK = CLK_EXT; // GCK
|
|
LAN_CS_RST.AR = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 11 | 5 | LAN_INT_ENABLE
|
|
ATTRIBUTES | 4358912 | 0
|
|
OUTPUTMC | 3 | 11 | 5 | 2 | 13 | 11 | 4
|
|
INPUTS | 13 | FCS | RESET | BERR | D<15>.PIN | UDS | RW | LAN_SM_FSM_FFd12 | LAN_ACCESS | LAN_INT_ENABLE | DS1 | A<23>.PIN | DS0 | DQ_DATA<15>
|
|
INPUTMC | 4 | 14 | 15 | 8 | 1 | 11 | 5 | 11 | 17
|
|
INPUTP | 9 | 147 | 263 | 176 | 89 | 155 | 158 | 148 | 161 | 170
|
|
EXPORTS | 1 | 11 | 4
|
|
EQ | 11 |
|
|
LAN_INT_ENABLE.T = !FCS & RESET & BERR & D<15>.PIN & !UDS & !RW &
|
|
LAN_SM_FSM_FFd12 & LAN_ACCESS & !LAN_INT_ENABLE
|
|
# !FCS & RESET & BERR & !D<15>.PIN & !UDS & !RW &
|
|
LAN_SM_FSM_FFd12 & LAN_ACCESS & LAN_INT_ENABLE
|
|
# !FCS & RESET & BERR & UDS & !DS1 & A<23>.PIN &
|
|
!RW & LAN_SM_FSM_FFd12 & LAN_ACCESS & !LAN_INT_ENABLE
|
|
# !FCS & RESET & BERR & UDS & !DS1 & !A<23>.PIN &
|
|
!RW & LAN_SM_FSM_FFd12 & LAN_ACCESS & LAN_INT_ENABLE;
|
|
LAN_INT_ENABLE.CLK = CLK_EXT; // GCK
|
|
LAN_INT_ENABLE.EXP = !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<15>
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 5 | 6 | LAN_IRQ_D0
|
|
ATTRIBUTES | 8553344 | 0
|
|
OUTPUTMC | 1 | 5 | 10
|
|
INPUTS | 2 | LAN_INT | RESET
|
|
INPUTP | 2 | 201 | 263
|
|
EQ | 3 |
|
|
LAN_IRQ_D0.D = LAN_INT;
|
|
LAN_IRQ_D0.CLK = CLK_EXT; // GCK
|
|
LAN_IRQ_D0.AP = !RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 8 | LAN_RD_S
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 2 | 7 | 9 | 14 | 9
|
|
INPUTS | 11 | LAN_SM_FSM_FFd10 | LAN_SM_FSM_FFd6 | LAN_SM_FSM_FFd11 | LAN_SM_FSM_FFd13 | D<9>.PIN | LDS | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | DQ_SWAP | UDS | D<1>.PIN | CP_RD_S.EXP
|
|
INPUTMC | 7 | 11 | 3 | 8 | 9 | 14 | 4 | 8 | 2 | 11 | 2 | 8 | 14 | 14 | 7
|
|
INPUTP | 4 | 73 | 157 | 155 | 30
|
|
EXPORTS | 1 | 14 | 9
|
|
IMPORTS | 1 | 14 | 7
|
|
EQ | 12 |
|
|
!LAN_RD_S.D = !LAN_SM_FSM_FFd10 & !LAN_SM_FSM_FFd6 &
|
|
!LAN_SM_FSM_FFd11 & !LAN_SM_FSM_FFd13
|
|
;Imported pterms FB15_8
|
|
# !RW & !LAN_SM_FSM_FFd10 & !LAN_SM_FSM_FFd6 &
|
|
!LAN_SM_FSM_FFd11
|
|
# !LAN_SM_FSM_FFd10 & !LAN_SM_FSM_FFd6 &
|
|
!LAN_SM_FSM_FFd11 & Z3_ADR<13>;
|
|
LAN_RD_S.CLK = CLK_EXT; // GCK
|
|
LAN_RD_S.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
LAN_RD_S.EXP = D<9>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<1>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<1>.PIN
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 15 | LAN_READY
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 1 | 14 | 11
|
|
INPUTS | 10 | DS1 | LAN_SM_FSM_FFd5 | LAN_SM_FSM_FFd10 | LAN_SM_FSM_FFd12 | LAN_SM_FSM_FFd2 | LAN_SM_FSM_FFd1 | DS0 | LAN_SM_FSM_FFd7 | LAN_SM_FSM_FFd3 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 8 | 14 | 1 | 11 | 3 | 14 | 15 | 8 | 3 | 8 | 17 | 8 | 8 | 8 | 11 | 11 | 2
|
|
INPUTP | 2 | 148 | 170
|
|
EQ | 9 |
|
|
!LAN_READY.D = !DS1 & !LAN_SM_FSM_FFd5 & !LAN_SM_FSM_FFd10 &
|
|
!LAN_SM_FSM_FFd12 & !LAN_SM_FSM_FFd2 & !LAN_SM_FSM_FFd1
|
|
# !DS0 & !LAN_SM_FSM_FFd5 & !LAN_SM_FSM_FFd10 &
|
|
!LAN_SM_FSM_FFd12 & !LAN_SM_FSM_FFd2 & !LAN_SM_FSM_FFd1
|
|
# !LAN_SM_FSM_FFd7 & !LAN_SM_FSM_FFd5 &
|
|
!LAN_SM_FSM_FFd10 & !LAN_SM_FSM_FFd3 & !LAN_SM_FSM_FFd12 &
|
|
!LAN_SM_FSM_FFd2 & !LAN_SM_FSM_FFd1;
|
|
LAN_READY.CLK = CLK_EXT; // GCK
|
|
LAN_READY.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 8 | 7 | LAN_WRH_S
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 1 | 7 | 4
|
|
INPUTS | 5 | LDS | LAN_SM_FSM_FFd9 | DS0 | LAN_SM_FSM_FFd8 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 3 | 14 | 10 | 7 | 16 | 11 | 2
|
|
INPUTP | 2 | 157 | 170
|
|
EQ | 4 |
|
|
LAN_WRH_S.D = !LDS & LAN_SM_FSM_FFd9
|
|
# !DS0 & LAN_SM_FSM_FFd8;
|
|
LAN_WRH_S.CLK = CLK_EXT; // GCK
|
|
LAN_WRH_S.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 8 | 6 | LAN_WRL_S
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 1 | 12 | 14
|
|
INPUTS | 5 | UDS | LAN_SM_FSM_FFd9 | DS1 | LAN_SM_FSM_FFd8 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 3 | 14 | 10 | 7 | 16 | 11 | 2
|
|
INPUTP | 2 | 155 | 148
|
|
EQ | 4 |
|
|
LAN_WRL_S.D = !UDS & LAN_SM_FSM_FFd9
|
|
# !DS1 & LAN_SM_FSM_FFd8;
|
|
LAN_WRL_S.CLK = CLK_EXT; // GCK
|
|
LAN_WRL_S.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 10 | 17 | Z3_A_LOW
|
|
ATTRIBUTES | 8553232 | 0
|
|
OUTPUTMC | 1 | 3 | 5
|
|
INPUTS | 12 | UDS | LAN_SM_FSM_FFd7 | LAN_SM_FSM_FFd10 | LAN_SM_FSM_FFd3 | LAN_SM_FSM_FFd8 | LAN_SM_FSM_FFd2 | LAN_SM_FSM_FFd6 | DS1 | DS0 | LDS | CP_WE_OBUF.EXP | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
INPUTMC | 8 | 8 | 8 | 11 | 3 | 8 | 11 | 7 | 16 | 8 | 3 | 8 | 9 | 10 | 16 | 11 | 2
|
|
INPUTP | 4 | 155 | 148 | 170 | 157
|
|
IMPORTS | 1 | 10 | 16
|
|
EQ | 18 |
|
|
!Z3_A_LOW.D = !UDS & DS1 & DS0 & !LAN_SM_FSM_FFd10 &
|
|
!LAN_SM_FSM_FFd8 & !LAN_SM_FSM_FFd2 & !LAN_SM_FSM_FFd6
|
|
# !UDS & !LAN_SM_FSM_FFd7 & !LAN_SM_FSM_FFd10 &
|
|
!LAN_SM_FSM_FFd3 & !LAN_SM_FSM_FFd8 & !LAN_SM_FSM_FFd2 &
|
|
!LAN_SM_FSM_FFd6
|
|
# !LDS & DS1 & DS0 & !LAN_SM_FSM_FFd10 &
|
|
!LAN_SM_FSM_FFd8 & !LAN_SM_FSM_FFd2 & !LAN_SM_FSM_FFd6
|
|
# !LDS & !LAN_SM_FSM_FFd7 & !LAN_SM_FSM_FFd10 &
|
|
!LAN_SM_FSM_FFd3 & !LAN_SM_FSM_FFd8 & !LAN_SM_FSM_FFd2 &
|
|
!LAN_SM_FSM_FFd6
|
|
;Imported pterms FB11_17
|
|
# DS1 & DS0 & !LAN_SM_FSM_FFd10 & !LAN_SM_FSM_FFd8 &
|
|
!LAN_SM_FSM_FFd2 & !LAN_SM_FSM_FFd6 & !LAN_SM_FSM_FFd13
|
|
# !LAN_SM_FSM_FFd7 & !LAN_SM_FSM_FFd10 &
|
|
!LAN_SM_FSM_FFd3 & !LAN_SM_FSM_FFd8 & !LAN_SM_FSM_FFd2 &
|
|
!LAN_SM_FSM_FFd6 & !LAN_SM_FSM_FFd13;
|
|
Z3_A_LOW.CLK = CLK_EXT; // GCK
|
|
Z3_A_LOW.AR = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 3 | 11 | A_LAN_2_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 3 | 12
|
|
INPUTS | 17 | RESET | A<2> | CP_CS | Z3_ADR_1 | A<5> | A<4> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<13>.PIN | CP_BASEADR<5> | LDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS
|
|
INPUTMC | 6 | 4 | 1 | 13 | 15 | 5 | 16 | 5 | 15 | 3 | 12 | 4 | 17
|
|
INPUTP | 11 | 263 | 101 | 91 | 97 | 107 | 152 | 80 | 157 | 98 | 99 | 158
|
|
EXPORTS | 1 | 3 | 12
|
|
EQ | 5 |
|
|
!A_LAN<2> = RESET & !A<2> & !CP_CS
|
|
# RESET & !Z3_ADR_1 & CP_CS;
|
|
A_LAN_2_OBUF.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<13>.PIN &
|
|
!CP_BASEADR<5> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 1 | 1 | A_LAN_4_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 1 | 0
|
|
INPUTS | 12 | RESET | A<4> | CP_CS | FCS | UDS | RW | LAN_ACCESS | DQ_DATA<8> | LDS | DS1 | DS0 | A_LAN_7_OBUF.EXP
|
|
INPUTMC | 4 | 4 | 1 | 8 | 1 | 7 | 15 | 1 | 2
|
|
INPUTP | 8 | 263 | 97 | 147 | 155 | 158 | 157 | 148 | 170
|
|
EXPORTS | 1 | 1 | 0
|
|
IMPORTS | 1 | 1 | 2
|
|
EQ | 11 |
|
|
!A_LAN<4> = RESET & !A<4> & !CP_CS
|
|
;Imported pterms FB2_3
|
|
# RESET & !Z3_ADR<3> & CP_CS;
|
|
A_LAN_4_OBUF.EXP = !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<8>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<8>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<8>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<8>
|
|
|
|
MACROCELL | 3 | 13 | A_LAN_5_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 3 | 14
|
|
INPUTS | 18 | RESET | A<5> | CP_CS | Z3_ADR<4> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<12>.PIN | CP_BASEADR<4> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS
|
|
INPUTMC | 6 | 4 | 1 | 2 | 11 | 5 | 16 | 5 | 15 | 3 | 14 | 4 | 17
|
|
INPUTP | 12 | 263 | 91 | 97 | 101 | 107 | 152 | 78 | 155 | 98 | 99 | 158 | 157
|
|
EXPORTS | 1 | 3 | 14
|
|
EQ | 11 |
|
|
!A_LAN<5> = RESET & !A<5> & !CP_CS
|
|
# RESET & !Z3_ADR<4> & CP_CS;
|
|
A_LAN_5_OBUF.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<12>.PIN &
|
|
!CP_BASEADR<4> & !UDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<12>.PIN &
|
|
!CP_BASEADR<4> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & !D<12>.PIN &
|
|
CP_BASEADR<4> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 4 | 4 | ROM_OE_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 4 | 5
|
|
INPUTS | 9 | AS | ROM_OE_S | AUTOBOOT_OFF | LAN_BASEADR<2> | A<18>.PIN | LAN_BASEADR<3> | A<19>.PIN | LAN_BASEADR<4> | A<20>.PIN
|
|
INPUTMC | 4 | 14 | 3 | 0 | 6 | 0 | 3 | 6 | 8
|
|
INPUTP | 5 | 152 | 142 | 171 | 169 | 167
|
|
EXPORTS | 1 | 4 | 5
|
|
EQ | 5 |
|
|
!ROM_OE = !AS & !ROM_OE_S & !AUTOBOOT_OFF;
|
|
ROM_OE_OBUF.EXP = LAN_BASEADR<2> & !A<18>.PIN
|
|
# LAN_BASEADR<3> & !A<19>.PIN
|
|
# !LAN_BASEADR<3> & A<19>.PIN
|
|
# !LAN_BASEADR<4> & A<20>.PIN
|
|
|
|
MACROCELL | 8 | 2 | LAN_SM_FSM_FFd13
|
|
ATTRIBUTES | 8553348 | 0
|
|
OUTPUTMC | 42 | 11 | 2 | 7 | 16 | 14 | 15 | 14 | 10 | 14 | 4 | 10 | 16 | 15 | 0 | 11 | 0 | 7 | 6 | 14 | 2 | 7 | 8 | 11 | 16 | 14 | 0 | 15 | 4 | 11 | 14 | 7 | 11 | 14 | 12 | 7 | 13 | 11 | 12 | 7 | 15 | 14 | 9 | 14 | 8 | 7 | 5 | 7 | 7 | 7 | 9 | 7 | 10 | 7 | 12 | 7 | 14 | 7 | 17 | 11 | 1 | 11 | 11 | 11 | 13 | 11 | 15 | 11 | 17 | 14 | 1 | 14 | 3 | 14 | 11 | 14 | 13 | 14 | 17 | 15 | 3 | 15 | 17 | 8 | 1
|
|
INPUTS | 5 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT | D<9>.PIN | LAN_BASEADR<9> | D<10>.PIN | LAN_BASEADR<10>
|
|
INPUTMC | 3 | 11 | 2 | 6 | 0 | 0 | 12
|
|
INPUTP | 2 | 73 | 74
|
|
EXPORTS | 1 | 8 | 1
|
|
EQ | 7 |
|
|
LAN_SM_FSM_FFd13.D = Gnd;
|
|
LAN_SM_FSM_FFd13.CLK = CLK_EXT; // GCK
|
|
LAN_SM_FSM_FFd13.AP = !Z3_DATA<9>/Z3_DATA<9>_SETF__$INT;
|
|
LAN_SM_FSM_FFd13.EXP = D<9>.PIN & !LAN_BASEADR<9>
|
|
# !D<9>.PIN & LAN_BASEADR<9>
|
|
# D<10>.PIN & !LAN_BASEADR<10>
|
|
# !D<10>.PIN & LAN_BASEADR<10>
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 13 | 0 | LAN_A_INIT<3>
|
|
ATTRIBUTES | 8553348 | 0
|
|
OUTPUTMC | 5 | 13 | 8 | 13 | 3 | 13 | 12 | 13 | 11 | 3 | 7
|
|
INPUTS | 1 | RESET
|
|
INPUTP | 1 | 263
|
|
EQ | 3 |
|
|
LAN_A_INIT<3>.D = Gnd;
|
|
LAN_A_INIT<3>.CLK = CLK_EXT; // GCK
|
|
LAN_A_INIT<3>.AP = RESET;
|
|
GLOBALS | 1 | 2 | CLK_EXT
|
|
|
|
MACROCELL | 14 | 6 | CP_WE_S
|
|
ATTRIBUTES | 8520480 | 0
|
|
OUTPUTMC | 2 | 2 | 3 | 10 | 16
|
|
INPUTS | 6 | AS | UDS | RW | CP_CS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF
|
|
INPUTMC | 2 | 4 | 1 | 2 | 2
|
|
INPUTP | 4 | 152 | 155 | 158 | 157
|
|
EQ | 3 |
|
|
!CP_WE_S.D = !AS & !UDS & !RW & !CP_CS
|
|
# !AS & !LDS & !RW & !CP_CS;
|
|
CP_WE_S.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
|
|
MACROCELL | 14 | 7 | CP_RD_S
|
|
ATTRIBUTES | 8520480 | 0
|
|
OUTPUTMC | 2 | 12 | 1 | 14 | 8
|
|
INPUTS | 10 | AS | UDS | RW | CP_CS | LDS | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF | LAN_SM_FSM_FFd10 | LAN_SM_FSM_FFd6 | LAN_SM_FSM_FFd11 | Z3_ADR<13>
|
|
INPUTMC | 6 | 4 | 1 | 2 | 2 | 11 | 3 | 8 | 9 | 14 | 4 | 2 | 16
|
|
INPUTP | 4 | 152 | 155 | 158 | 157
|
|
EXPORTS | 1 | 14 | 8
|
|
EQ | 7 |
|
|
!CP_RD_S.D = !AS & !UDS & RW & !CP_CS
|
|
# !AS & !LDS & RW & !CP_CS;
|
|
CP_RD_S.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
CP_RD_S.EXP = !RW & !LAN_SM_FSM_FFd10 & !LAN_SM_FSM_FFd6 &
|
|
!LAN_SM_FSM_FFd11
|
|
# !LAN_SM_FSM_FFd10 & !LAN_SM_FSM_FFd6 &
|
|
!LAN_SM_FSM_FFd11 & Z3_ADR<13>
|
|
|
|
MACROCELL | 2 | 3 | CP_WE_QUIRK
|
|
ATTRIBUTES | 8520480 | 0
|
|
OUTPUTMC | 1 | 10 | 16
|
|
INPUTS | 2 | CP_WE_S | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF
|
|
INPUTMC | 2 | 14 | 6 | 2 | 2
|
|
EQ | 2 |
|
|
CP_WE_QUIRK.D = CP_WE_S;
|
|
CP_WE_QUIRK.CLK = SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF;
|
|
|
|
MACROCELL | 3 | 5 | A_LAN_0_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 3 | 6
|
|
INPUTS | 18 | RESET | Z3_A_LOW | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<13>.PIN | IDE_BASEADR<5> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS
|
|
INPUTMC | 6 | 10 | 17 | 5 | 16 | 5 | 15 | 5 | 14 | 3 | 6 | 4 | 17
|
|
INPUTP | 12 | 263 | 91 | 97 | 101 | 107 | 152 | 80 | 155 | 98 | 99 | 158 | 157
|
|
EXPORTS | 1 | 3 | 6
|
|
EQ | 9 |
|
|
!A_LAN<0> = RESET & !Z3_A_LOW;
|
|
A_LAN_0_OBUF.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<13>.PIN & !IDE_BASEADR<5> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<13>.PIN & !IDE_BASEADR<5> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 5 | 5 | A_LAN_10_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 2 | RESET | Z3_ADR<9>
|
|
INPUTMC | 1 | 13 | 17
|
|
INPUTP | 1 | 263
|
|
EQ | 1 |
|
|
!A_LAN<10> = RESET & !Z3_ADR<9>;
|
|
|
|
MACROCELL | 5 | 7 | A_LAN_11_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 2 | RESET | Z3_ADR<10>
|
|
INPUTMC | 1 | 5 | 8
|
|
INPUTP | 1 | 263
|
|
EQ | 1 |
|
|
!A_LAN<11> = RESET & !Z3_ADR<10>;
|
|
|
|
MACROCELL | 5 | 2 | A_LAN_12_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 2 | RESET | Z3_ADR<11>
|
|
INPUTMC | 1 | 8 | 5
|
|
INPUTP | 1 | 263
|
|
EQ | 1 |
|
|
!A_LAN<12> = RESET & !Z3_ADR<11>;
|
|
|
|
MACROCELL | 5 | 4 | A_LAN_13_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 2 | RESET | Z3_ADR<12>
|
|
INPUTMC | 1 | 8 | 4
|
|
INPUTP | 1 | 263
|
|
EQ | 1 |
|
|
!A_LAN<13> = RESET & !Z3_ADR<12>;
|
|
|
|
MACROCELL | 3 | 4 | A_LAN_1_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 3 | 3
|
|
INPUTS | 18 | RESET | Z3_ADR_0 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<14>.PIN | IDE_BASEADR<6> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS
|
|
INPUTMC | 6 | 13 | 16 | 5 | 16 | 5 | 15 | 5 | 14 | 3 | 3 | 4 | 17
|
|
INPUTP | 12 | 263 | 91 | 97 | 101 | 107 | 152 | 81 | 155 | 98 | 99 | 158 | 157
|
|
EXPORTS | 1 | 3 | 3
|
|
EQ | 17 |
|
|
!A_LAN<1> = RESET & !Z3_ADR_0;
|
|
A_LAN_1_OBUF.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<14>.PIN & !IDE_BASEADR<6> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<14>.PIN & !IDE_BASEADR<6> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<14>.PIN & IDE_BASEADR<6> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<14>.PIN & IDE_BASEADR<6> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 3 | 7 | A_LAN_3_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 3 | 8
|
|
INPUTS | 21 | RESET | LAN_A_INIT<3> | Z3_ADR<2> | CP_CS | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<12>.PIN | IDE_BASEADR<4> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS | IDE_BASEADR<5>.EXP
|
|
INPUTMC | 9 | 13 | 0 | 2 | 15 | 4 | 1 | 5 | 16 | 5 | 15 | 5 | 14 | 3 | 8 | 4 | 17 | 3 | 6
|
|
INPUTP | 12 | 263 | 91 | 97 | 101 | 107 | 152 | 78 | 155 | 98 | 99 | 158 | 157
|
|
EXPORTS | 1 | 3 | 8
|
|
IMPORTS | 1 | 3 | 6
|
|
EQ | 16 |
|
|
A_LAN<3> = !RESET & LAN_A_INIT<3>
|
|
# RESET & Z3_ADR<2> & CP_CS
|
|
;Imported pterms FB4_7
|
|
# RESET & A<3> & !CP_CS;
|
|
A_LAN_3_OBUF.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<12>.PIN & !IDE_BASEADR<4> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<12>.PIN & !IDE_BASEADR<4> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<12>.PIN & IDE_BASEADR<4> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 1 | 4 | A_LAN_6_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 1 | 3
|
|
INPUTS | 18 | RESET | LAN_A_INIT<6> | Z3_ADR<5> | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<11>.PIN | IDE_BASEADR<3> | LDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS
|
|
INPUTMC | 7 | 13 | 12 | 2 | 10 | 5 | 16 | 5 | 15 | 5 | 14 | 1 | 3 | 4 | 17
|
|
INPUTP | 11 | 263 | 91 | 97 | 101 | 107 | 152 | 77 | 157 | 98 | 99 | 158
|
|
EXPORTS | 1 | 1 | 3
|
|
EQ | 6 |
|
|
A_LAN<6> = RESET & Z3_ADR<5>
|
|
# !RESET & LAN_A_INIT<6>;
|
|
A_LAN_6_OBUF.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<11>.PIN & !IDE_BASEADR<3> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 1 | 2 | A_LAN_7_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 1 | 1
|
|
INPUTS | 4 | RESET | Z3_ADR<6> | Z3_ADR<3> | CP_CS
|
|
INPUTMC | 3 | 2 | 9 | 2 | 12 | 4 | 1
|
|
INPUTP | 1 | 263
|
|
EXPORTS | 1 | 1 | 1
|
|
EQ | 2 |
|
|
!A_LAN<7> = RESET & !Z3_ADR<6>;
|
|
A_LAN_7_OBUF.EXP = RESET & !Z3_ADR<3> & CP_CS
|
|
|
|
MACROCELL | 5 | 9 | A_LAN_8_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 2 | RESET | Z3_ADR<7>
|
|
INPUTMC | 1 | 2 | 8
|
|
INPUTP | 1 | 263
|
|
EQ | 1 |
|
|
!A_LAN<8> = RESET & !Z3_ADR<7>;
|
|
|
|
MACROCELL | 5 | 13 | A_LAN_9_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 2 | RESET | Z3_ADR<8>
|
|
INPUTMC | 1 | 2 | 7
|
|
INPUTP | 1 | 263
|
|
EQ | 1 |
|
|
!A_LAN<9> = RESET & !Z3_ADR<8>;
|
|
|
|
MACROCELL | 12 | 1 | CP_RD_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 2 | AS | CP_RD_S
|
|
INPUTMC | 1 | 14 | 7
|
|
INPUTP | 1 | 152
|
|
EQ | 1 |
|
|
!CP_RD = !AS & !CP_RD_S;
|
|
|
|
MACROCELL | 10 | 16 | CP_WE_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 10 | 17
|
|
INPUTS | 12 | AS | CP_WE_S | CP_WE_QUIRK | DS1 | DS0 | LAN_SM_FSM_FFd10 | LAN_SM_FSM_FFd8 | LAN_SM_FSM_FFd2 | LAN_SM_FSM_FFd6 | LAN_SM_FSM_FFd13 | LAN_SM_FSM_FFd7 | LAN_SM_FSM_FFd3
|
|
INPUTMC | 9 | 14 | 6 | 2 | 3 | 11 | 3 | 7 | 16 | 8 | 3 | 8 | 9 | 8 | 2 | 8 | 8 | 8 | 11
|
|
INPUTP | 3 | 152 | 148 | 170
|
|
EXPORTS | 1 | 10 | 17
|
|
EQ | 6 |
|
|
!CP_WE = !AS & !CP_WE_S & CP_WE_QUIRK;
|
|
CP_WE_OBUF.EXP = DS1 & DS0 & !LAN_SM_FSM_FFd10 & !LAN_SM_FSM_FFd8 &
|
|
!LAN_SM_FSM_FFd2 & !LAN_SM_FSM_FFd6 & !LAN_SM_FSM_FFd13
|
|
# !LAN_SM_FSM_FFd7 & !LAN_SM_FSM_FFd10 &
|
|
!LAN_SM_FSM_FFd3 & !LAN_SM_FSM_FFd8 & !LAN_SM_FSM_FFd2 &
|
|
!LAN_SM_FSM_FFd6 & !LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 0 | 16 | IDE_R_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 0 | 17
|
|
INPUTS | 15 | AS | IDE_R_S | A<5> | A<4> | A<2> | A<1> | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | D<11>.PIN | CP_BASEADR<3> | LDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS
|
|
INPUTMC | 5 | 14 | 5 | 5 | 16 | 5 | 15 | 0 | 17 | 4 | 17
|
|
INPUTP | 10 | 152 | 91 | 97 | 101 | 107 | 77 | 157 | 98 | 99 | 158
|
|
EXPORTS | 1 | 0 | 17
|
|
EQ | 4 |
|
|
!IDE_R = !AS & !IDE_R_S;
|
|
IDE_R_OBUF.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & !AUTO_CONFIG_Z2_DONE<1> & D<11>.PIN &
|
|
!CP_BASEADR<3> & !LDS & A<6> & A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 2 | 1 | IDE_W_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 2 | 0
|
|
INPUTS | 7 | IDE_BASEADR<4> | A<20>.PIN | IDE_BASEADR<5> | A<21>.PIN | IDE_BASEADR<7> | A<23>.PIN | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF.EXP
|
|
INPUTMC | 4 | 3 | 8 | 3 | 6 | 3 | 2 | 2 | 2
|
|
INPUTP | 3 | 167 | 163 | 161
|
|
EXPORTS | 1 | 2 | 0
|
|
IMPORTS | 1 | 2 | 2
|
|
EQ | 7 |
|
|
!IDE_W = ;Imported pterms FB3_3
|
|
!AS & !IDE_W_S;
|
|
IDE_W_OBUF.EXP = IDE_BASEADR<4> & !A<20>.PIN
|
|
# IDE_BASEADR<5> & !A<21>.PIN
|
|
# !IDE_BASEADR<5> & A<21>.PIN
|
|
# IDE_BASEADR<7> & !A<23>.PIN
|
|
# !IDE_BASEADR<7> & A<23>.PIN
|
|
|
|
MACROCELL | 7 | 7 | LAN_CS_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 7 | 8
|
|
INPUTS | 10 | RESET | LAN_CS_RST | Z3_ADR<13> | LAN_ACCESS | D<14>.PIN | LDS | DQ_SWAP | LAN_SM_FSM_FFd13 | UDS | D<6>.PIN
|
|
INPUTMC | 5 | 13 | 11 | 2 | 16 | 8 | 1 | 8 | 14 | 8 | 2
|
|
INPUTP | 5 | 263 | 81 | 157 | 155 | 26
|
|
EXPORTS | 1 | 7 | 8
|
|
EQ | 5 |
|
|
LAN_CS = !RESET & LAN_CS_RST
|
|
# Z3_ADR<13> & LAN_CS_RST
|
|
# RESET & !Z3_ADR<13> & LAN_ACCESS;
|
|
LAN_CS_OBUF.EXP = D<14>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<6>.PIN
|
|
|
|
MACROCELL | 7 | 4 | LAN_WRH_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 7 | 3
|
|
INPUTS | 9 | RESET | LAN_WR_RST | FCS | LAN_WRH_S | DS1 | RW | LAN_ACCESS | DQ_DATA<14> | DS0
|
|
INPUTMC | 4 | 13 | 1 | 8 | 7 | 8 | 1 | 7 | 8
|
|
INPUTP | 5 | 263 | 147 | 148 | 158 | 170
|
|
EXPORTS | 1 | 7 | 3
|
|
EQ | 7 |
|
|
LAN_WRH = FCS & LAN_WR_RST
|
|
# !RESET & LAN_WR_RST
|
|
# !FCS & RESET & LAN_WRH_S;
|
|
LAN_WRH_OBUF.EXP = !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<14>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<14>
|
|
|
|
MACROCELL | 12 | 13 | LAN_WRL_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 12 | 12
|
|
INPUTS | 8 | A<4> | A<2> | A<1> | A<3> | A<5> | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | EXP65_.EXP
|
|
INPUTMC | 3 | 5 | 16 | 5 | 15 | 12 | 14
|
|
INPUTP | 5 | 97 | 101 | 107 | 99 | 91
|
|
EXPORTS | 1 | 12 | 12
|
|
IMPORTS | 1 | 12 | 14
|
|
EQ | 10 |
|
|
LAN_WRL = ;Imported pterms FB13_15
|
|
FCS & LAN_WR_RST
|
|
# !RESET & LAN_WR_RST
|
|
# !FCS & RESET & LAN_WRL_S;
|
|
LAN_WRL_OBUF.EXP = !A<4> & !A<2> & A<1>
|
|
# A<2> & !A<1> & A<3>
|
|
# !A<5> & !A<4> & A<1> & AUTO_CONFIG_Z2_DONE<0>
|
|
# !A<5> & !A<4> & A<1> & A<3>
|
|
# !A<5> & AUTO_CONFIG_Z2_DONE<0> &
|
|
AUTO_CONFIG_Z2_DONE<1> & !A<3>
|
|
|
|
MACROCELL | 7 | 9 | LAN_RD_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 7 | 8
|
|
INPUTS | 10 | FCS | RESET | LAN_RD_S | LDS | DQ_SWAP | LAN_SM_FSM_FFd13 | D<6>.PIN | UDS | A<22>.PIN | A<14>.PIN
|
|
INPUTMC | 3 | 14 | 8 | 8 | 14 | 8 | 2
|
|
INPUTP | 7 | 147 | 263 | 157 | 26 | 155 | 162 | 125
|
|
EXPORTS | 1 | 7 | 8
|
|
EQ | 6 |
|
|
LAN_RD = !FCS & RESET & LAN_RD_S;
|
|
LAN_RD_OBUF.EXP = !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<6>.PIN
|
|
# UDS & LDS & A<22>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & DQ_SWAP & A<14>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 13 | 13 | SLAVE_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 6 | AS | LAN_ACCESS | FCS | AUTOCONFIG_Z2_ACCESS | IDE_ACCESS | CP_CS
|
|
INPUTMC | 4 | 8 | 1 | 4 | 17 | 5 | 12 | 4 | 1
|
|
INPUTP | 2 | 152 | 147
|
|
EQ | 5 |
|
|
SLAVE = FCS & AS
|
|
# AS & !LAN_ACCESS
|
|
# FCS & !AUTOCONFIG_Z2_ACCESS & !IDE_ACCESS & CP_CS
|
|
# !AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS & !IDE_ACCESS &
|
|
CP_CS;
|
|
|
|
MACROCELL | 14 | 11 | ROM_B_0_OBUF$BUF10
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 14 | 12
|
|
INPUTS | 9 | FCS | LAN_READY | D<13>.PIN | UDS | DQ_SWAP | LAN_SM_FSM_FFd13 | LDS | D<5>.PIN | A<21>.PIN
|
|
INPUTMC | 3 | 10 | 15 | 8 | 14 | 8 | 2
|
|
INPUTP | 6 | 147 | 80 | 155 | 157 | 37 | 163
|
|
EXPORTS | 1 | 14 | 12
|
|
EQ | 7 |
|
|
DTACK = Gnd;
|
|
DTACK.OE = !FCS & LAN_READY;
|
|
ROM_B_0_OBUF$BUF10.EXP = D<13>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<13>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<5>.PIN
|
|
# UDS & LDS & A<21>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 13 | 2 | ROM_B_0_OBUF$BUF2
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 2 | FCS | LAN_ACCESS
|
|
INPUTMC | 1 | 8 | 1
|
|
INPUTP | 1 | 147
|
|
EQ | 2 |
|
|
OVR = Gnd;
|
|
OVR.OE = !FCS & LAN_ACCESS;
|
|
|
|
MACROCELL | 10 | 11 | ROM_B_0_OBUF$BUF8
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 1 | CP_IRQ
|
|
INPUTP | 1 | 59
|
|
EQ | 2 |
|
|
INT6_OUT = Gnd;
|
|
INT6_OUT.OE = !CP_IRQ;
|
|
|
|
MACROCELL | 2 | 13 | ROM_B_0_OBUF$BUF9
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 2 | LAN_IRQ_OUT | LAN_INT_ENABLE
|
|
INPUTMC | 2 | 5 | 10 | 11 | 5
|
|
EQ | 2 |
|
|
INT2_OUT = Gnd;
|
|
INT2_OUT.OE = !LAN_IRQ_OUT & LAN_INT_ENABLE;
|
|
|
|
MACROCELL | 13 | 10 | CFOUT_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 3 | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2>
|
|
INPUTMC | 3 | 5 | 16 | 5 | 15 | 5 | 14
|
|
EQ | 2 |
|
|
!CFOUT = AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> &
|
|
AUTO_CONFIG_Z2_DONE<2>;
|
|
|
|
MACROCELL | 4 | 1 | CP_CS_OBUF
|
|
ATTRIBUTES | 8782758 | 0
|
|
OUTPUTMC | 11 | 3 | 11 | 1 | 1 | 3 | 13 | 14 | 6 | 14 | 7 | 3 | 7 | 13 | 13 | 1 | 15 | 0 | 2 | 1 | 2 | 3 | 6
|
|
INPUTS | 7 | SHUT_UP_Z2<1> | CP_BASEADR<6> | A<22>.PIN | EXP26_.EXP | EXP27_.EXP | AS | RESET
|
|
INPUTMC | 4 | 0 | 0 | 3 | 10 | 4 | 0 | 4 | 2
|
|
INPUTP | 3 | 162 | 152 | 263
|
|
IMPORTS | 2 | 4 | 0 | 4 | 2
|
|
EQ | 22 |
|
|
CP_CS.D = SHUT_UP_Z2<1>
|
|
# CP_BASEADR<6> & !A<22>.PIN
|
|
# !CP_BASEADR<6> & A<22>.PIN
|
|
;Imported pterms FB5_1
|
|
# CP_BASEADR<0> & !A<16>.PIN
|
|
# !CP_BASEADR<0> & A<16>.PIN
|
|
# !CP_BASEADR<2> & A<18>.PIN
|
|
# CP_BASEADR<7> & !A<23>.PIN
|
|
# !CP_BASEADR<7> & A<23>.PIN
|
|
;Imported pterms FB5_3
|
|
# CP_BASEADR<1> & !A<17>.PIN
|
|
# !CP_BASEADR<1> & A<17>.PIN
|
|
# CP_BASEADR<2> & !A<18>.PIN
|
|
# CP_BASEADR<4> & !A<20>.PIN
|
|
# !CP_BASEADR<4> & A<20>.PIN
|
|
;Imported pterms FB5_4
|
|
# CP_BASEADR<3> & !A<19>.PIN
|
|
# !CP_BASEADR<3> & A<19>.PIN
|
|
# CP_BASEADR<5> & !A<21>.PIN
|
|
# !CP_BASEADR<5> & A<21>.PIN;
|
|
CP_CS.CLK = !AS;
|
|
CP_CS.AP = !RESET;
|
|
|
|
MACROCELL | 0 | 11 | IDE_A_0_OBUF$BUF0
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 0 | 10
|
|
INPUTS | 14 | A<9>.PIN | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<11>.PIN | LAN_BASEADR<11> | LDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS
|
|
INPUTMC | 3 | 5 | 15 | 0 | 10 | 4 | 17
|
|
INPUTP | 11 | 108 | 91 | 97 | 101 | 107 | 152 | 77 | 157 | 98 | 99 | 158
|
|
EXPORTS | 1 | 0 | 10
|
|
EQ | 4 |
|
|
IDE_A<0> = A<9>.PIN;
|
|
IDE_A_0_OBUF$BUF0.EXP = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<11>.PIN & !LAN_BASEADR<11> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 0 | 14 | IDE_A_1_OBUF$BUF0
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 0 | 15
|
|
INPUTS | 14 | A<10>.PIN | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | D<8>.PIN | LAN_BASEADR<0> | LDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS
|
|
INPUTMC | 3 | 5 | 16 | 0 | 15 | 4 | 17
|
|
INPUTP | 11 | 112 | 91 | 97 | 101 | 107 | 152 | 32 | 157 | 98 | 99 | 158
|
|
EXPORTS | 1 | 0 | 15
|
|
EQ | 4 |
|
|
IDE_A<1> = A<10>.PIN;
|
|
IDE_A_1_OBUF$BUF0.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<8>.PIN & !LAN_BASEADR<0> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 0 | 13 | IDE_A_2_OBUF$BUF0
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 0 | 12
|
|
INPUTS | 14 | A<11>.PIN | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<10>.PIN | LAN_BASEADR<10> | LDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS
|
|
INPUTMC | 3 | 5 | 15 | 0 | 12 | 4 | 17
|
|
INPUTP | 11 | 114 | 91 | 97 | 101 | 107 | 152 | 74 | 157 | 98 | 99 | 158
|
|
EXPORTS | 1 | 0 | 12
|
|
EQ | 4 |
|
|
IDE_A<2> = A<11>.PIN;
|
|
IDE_A_2_OBUF$BUF0.EXP = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<10>.PIN & !LAN_BASEADR<10> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 0 | 7 | IDE_CS_0_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 0 | 6
|
|
INPUTS | 15 | A<12>.PIN | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | D<10>.PIN | LAN_BASEADR<2> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS
|
|
INPUTMC | 3 | 5 | 16 | 0 | 6 | 4 | 17
|
|
INPUTP | 12 | 115 | 91 | 97 | 101 | 107 | 152 | 74 | 155 | 98 | 99 | 158 | 157
|
|
EXPORTS | 1 | 0 | 6
|
|
EQ | 13 |
|
|
IDE_CS<0> = !A<12>.PIN;
|
|
IDE_CS_0_OBUF.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<10>.PIN & !LAN_BASEADR<2> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<10>.PIN & !LAN_BASEADR<2> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<10>.PIN & LAN_BASEADR<2> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<10>.PIN & LAN_BASEADR<2> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 0 | 9 | IDE_CS_1_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
OUTPUTMC | 1 | 0 | 8
|
|
INPUTS | 14 | A<13>.PIN | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<1> | D<12>.PIN | LAN_BASEADR<12> | LDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS
|
|
INPUTMC | 3 | 5 | 15 | 0 | 8 | 4 | 17
|
|
INPUTP | 11 | 123 | 91 | 97 | 101 | 107 | 152 | 78 | 157 | 98 | 99 | 158
|
|
EXPORTS | 1 | 0 | 8
|
|
EQ | 4 |
|
|
IDE_CS<1> = !A<13>.PIN;
|
|
IDE_CS_1_OBUF.EXP = !A<5> & !A<4> & A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<1> & D<12>.PIN & !LAN_BASEADR<12> & !LDS & A<6> &
|
|
!A<3> & !RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 13 | 14 | ROM_B_0_OBUF$BUF1
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 0
|
|
EQ | 2 |
|
|
OWN = Gnd;
|
|
OWN.OE = Gnd;
|
|
|
|
MACROCELL | 15 | 9 | ROM_B_0_OBUF$BUF3
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 0
|
|
EQ | 2 |
|
|
MTACK = Gnd;
|
|
MTACK.OE = Gnd;
|
|
|
|
MACROCELL | 11 | 1 | ROM_B_0_OBUF$BUF4
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 11 | 0
|
|
INPUTS | 7 | UDS | DQ_SWAP | LAN_SM_FSM_FFd13 | D<3>.PIN | LDS | A<19>.PIN | A<11>.PIN
|
|
INPUTMC | 2 | 8 | 14 | 8 | 2
|
|
INPUTP | 5 | 155 | 28 | 157 | 169 | 114
|
|
EXPORTS | 1 | 11 | 0
|
|
EQ | 8 |
|
|
LAN_CFG<4> = Gnd;
|
|
LAN_CFG<4>.OE = Gnd;
|
|
ROM_B_0_OBUF$BUF4.EXP = !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<3>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<3>.PIN
|
|
# UDS & LDS & A<19>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & DQ_SWAP & A<11>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 1 | 7 | ROM_B_0_OBUF$BUF5
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 1 | 8
|
|
INPUTS | 16 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<9>.PIN | IDE_BASEADR<1> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS
|
|
INPUTMC | 5 | 5 | 16 | 5 | 15 | 5 | 14 | 1 | 8 | 4 | 17
|
|
INPUTP | 11 | 91 | 97 | 101 | 107 | 152 | 73 | 155 | 98 | 99 | 158 | 157
|
|
EXPORTS | 1 | 1 | 8
|
|
EQ | 14 |
|
|
LAN_CFG<3> = Gnd;
|
|
LAN_CFG<3>.OE = Gnd;
|
|
ROM_B_0_OBUF$BUF5.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<9>.PIN & !IDE_BASEADR<1> & !UDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<9>.PIN & !IDE_BASEADR<1> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
!D<9>.PIN & IDE_BASEADR<1> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 5 | 1 | ROM_B_0_OBUF$BUF6
|
|
ATTRIBUTES | 265986 | 0
|
|
INPUTS | 0
|
|
EQ | 2 |
|
|
LAN_CFG<2> = Gnd;
|
|
LAN_CFG<2>.OE = Gnd;
|
|
|
|
MACROCELL | 1 | 5 | ROM_B_0_OBUF$BUF7
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 1 | 6
|
|
INPUTS | 15 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | AUTO_CONFIG_Z2_DONE<2> | D<10>.PIN | IDE_BASEADR<2> | LDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS
|
|
INPUTMC | 5 | 5 | 16 | 5 | 15 | 5 | 14 | 1 | 6 | 4 | 17
|
|
INPUTP | 10 | 91 | 97 | 101 | 107 | 152 | 74 | 157 | 98 | 99 | 158
|
|
EXPORTS | 1 | 1 | 6
|
|
EQ | 6 |
|
|
LAN_CFG<1> = Gnd;
|
|
LAN_CFG<1>.OE = Gnd;
|
|
ROM_B_0_OBUF$BUF7.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
AUTO_CONFIG_Z2_DONE<0> & AUTO_CONFIG_Z2_DONE<1> & !AUTO_CONFIG_Z2_DONE<2> &
|
|
D<10>.PIN & !IDE_BASEADR<2> & !LDS & A<6> & A<3> & !RW &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 10 | 13 | ROM_B_0_OBUF
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 0
|
|
EQ | 1 |
|
|
ROM_B<1> = Gnd;
|
|
|
|
MACROCELL | 2 | 14 | ROM_B_0_OBUF$BUF0
|
|
ATTRIBUTES | 264962 | 0
|
|
INPUTS | 0
|
|
EQ | 1 |
|
|
ROM_B<0> = Gnd;
|
|
|
|
MACROCELL | 11 | 2 | Z3_DATA<9>/Z3_DATA<9>_SETF__$INT
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 66 | 8 | 10 | 15 | 5 | 15 | 2 | 15 | 1 | 14 | 16 | 14 | 14 | 14 | 13 | 8 | 13 | 8 | 16 | 10 | 2 | 10 | 4 | 10 | 9 | 10 | 10 | 12 | 7 | 15 | 10 | 15 | 7 | 15 | 16 | 15 | 6 | 15 | 8 | 10 | 14 | 10 | 12 | 10 | 8 | 10 | 7 | 15 | 11 | 15 | 12 | 15 | 13 | 15 | 14 | 10 | 6 | 10 | 5 | 10 | 3 | 10 | 1 | 15 | 15 | 8 | 8 | 14 | 1 | 11 | 3 | 8 | 11 | 7 | 16 | 14 | 15 | 8 | 3 | 8 | 9 | 14 | 10 | 8 | 17 | 14 | 4 | 8 | 15 | 7 | 0 | 15 | 0 | 11 | 0 | 7 | 6 | 14 | 2 | 7 | 8 | 11 | 17 | 14 | 0 | 15 | 4 | 11 | 15 | 7 | 11 | 14 | 12 | 7 | 13 | 11 | 13 | 7 | 15 | 14 | 9 | 14 | 8 | 10 | 15 | 8 | 7 | 8 | 6 | 10 | 17 | 8 | 2
|
|
INPUTS | 11 | FCS | RESET | BERR | UDS | LAN_ACCESS | LDS | DS1 | DS0 | RW | Z3_ADR<13> | LAN_SM_FSM_FFd13
|
|
INPUTMC | 3 | 8 | 1 | 2 | 16 | 8 | 2
|
|
INPUTP | 8 | 147 | 263 | 176 | 155 | 157 | 148 | 170 | 158
|
|
EXPORTS | 1 | 11 | 3
|
|
EQ | 5 |
|
|
Z3_DATA<9>/Z3_DATA<9>_SETF__$INT = !FCS & RESET & BERR & !UDS & LAN_ACCESS
|
|
# !FCS & RESET & BERR & !LDS & LAN_ACCESS
|
|
# !FCS & RESET & BERR & !DS1 & LAN_ACCESS
|
|
# !FCS & RESET & BERR & !DS0 & LAN_ACCESS;
|
|
Z3_DATA<9>/Z3_DATA<9>_SETF__$INT.EXP = UDS & LDS & RW & !Z3_ADR<13> & LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 2 | 2 | SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 53 | 5 | 16 | 5 | 15 | 5 | 14 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 3 | 3 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 0 | 6 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 13 | 6 | 3 | 0 | 1 | 6 | 0 | 8 | 12 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 12 | 12 | 16 | 12 | 9 | 12 | 6 | 14 | 5 | 5 | 11 | 14 | 3 | 14 | 6 | 14 | 7 | 2 | 3 | 2 | 1
|
|
INPUTS | 4 | C1 | C3 | AS | IDE_W_S
|
|
INPUTMC | 1 | 5 | 11
|
|
INPUTP | 3 | 188 | 187 | 152
|
|
EXPORTS | 1 | 2 | 1
|
|
EQ | 3 |
|
|
SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF = C1
|
|
$ C3;
|
|
SHUT_UP_Z2<2>/SHUT_UP_Z2<2>_CLKF.EXP = !AS & !IDE_W_S
|
|
|
|
MACROCELL | 1 | 15 | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 17 | 9 | 16 | 11 | 9 | 9 | 1 | 9 | 9 | 9 | 13 | 11 | 11 | 9 | 2 | 7 | 1 | 11 | 7 | 7 | 2 | 11 | 4 | 9 | 5 | 9 | 4 | 9 | 7 | 9 | 11 | 9 | 10 | 1 | 14
|
|
INPUTS | 10 | RESET | AS | RW | CP_CS | FCS | UDS | LAN_ACCESS | AUTOCONFIG_Z2_ACCESS | Z3_DATA<17> | D_8_IOBUFE.EXP
|
|
INPUTMC | 5 | 4 | 1 | 8 | 1 | 4 | 17 | 15 | 6 | 1 | 16
|
|
INPUTP | 5 | 263 | 152 | 158 | 147 | 155
|
|
EXPORTS | 1 | 1 | 14
|
|
IMPORTS | 1 | 1 | 16
|
|
EQ | 9 |
|
|
DQ_9_IOBUFE/DQ_9_IOBUFE_TRST = !RESET
|
|
# !AS & !RW & !CP_CS
|
|
# !FCS & !UDS & !RW & LAN_ACCESS
|
|
;Imported pterms FB2_17
|
|
# !FCS & !LDS & !RW & LAN_ACCESS
|
|
# !FCS & !DS1 & !RW & LAN_ACCESS
|
|
# !FCS & !DS0 & !RW & LAN_ACCESS;
|
|
DQ_9_IOBUFE/DQ_9_IOBUFE_TRST.EXP = FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<17> & RW & LAN_ACCESS
|
|
|
|
MACROCELL | 0 | 2 | D_9_IOBUFE/D_9_IOBUFE_TRST
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 17 | 3 | 1 | 4 | 13 | 4 | 14 | 4 | 16 | 6 | 2 | 6 | 4 | 6 | 11 | 1 | 14 | 4 | 9 | 1 | 11 | 0 | 5 | 0 | 4 | 1 | 9 | 1 | 13 | 1 | 16 | 4 | 11 | 0 | 3
|
|
INPUTS | 17 | AS | RW | AUTOCONFIG_Z2_ACCESS | CP_CS | FCS | LAN_ACCESS | A<5> | A<4> | A<2> | A<1> | AUTO_CONFIG_Z2_DONE<0> | D<11>.PIN | LAN_BASEADR<3> | UDS | A<6> | A<3> | LDS
|
|
INPUTMC | 5 | 4 | 17 | 4 | 1 | 8 | 1 | 5 | 16 | 0 | 3
|
|
INPUTP | 12 | 152 | 158 | 147 | 91 | 97 | 101 | 107 | 77 | 155 | 98 | 99 | 157
|
|
EXPORTS | 1 | 0 | 3
|
|
EQ | 9 |
|
|
D_9_IOBUFE/D_9_IOBUFE_TRST = !FCS & RW & LAN_ACCESS
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !AS & RW & !CP_CS;
|
|
D_9_IOBUFE/D_9_IOBUFE_TRST.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<11>.PIN & !LAN_BASEADR<3> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<11>.PIN & !LAN_BASEADR<3> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 2 | 6 | $OpTx$FX_DC$461
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 3 | 8 | 14 | 8 | 13 | 8 | 15
|
|
INPUTS | 2 | D<11>.PIN | LAN_BASEADR<11>
|
|
INPUTMC | 1 | 0 | 10
|
|
INPUTP | 1 | 77
|
|
EQ | 2 |
|
|
$OpTx$FX_DC$461 = D<11>.PIN
|
|
$ LAN_BASEADR<11>;
|
|
|
|
MACROCELL | 2 | 5 | $OpTx$FX_DC$462
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 4 | 8 | 14 | 8 | 1 | 8 | 13 | 8 | 15
|
|
INPUTS | 2 | D<12>.PIN | LAN_BASEADR<12>
|
|
INPUTMC | 1 | 0 | 8
|
|
INPUTP | 1 | 78
|
|
EQ | 2 |
|
|
$OpTx$FX_DC$462 = D<12>.PIN
|
|
$ LAN_BASEADR<12>;
|
|
|
|
MACROCELL | 2 | 4 | $OpTx$FX_DC$463
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 4 | 8 | 14 | 8 | 0 | 8 | 13 | 8 | 15
|
|
INPUTS | 2 | D<15>.PIN | LAN_BASEADR<15>
|
|
INPUTMC | 1 | 6 | 14
|
|
INPUTP | 1 | 89
|
|
EQ | 2 |
|
|
$OpTx$FX_DC$463 = D<15>.PIN
|
|
$ LAN_BASEADR<15>;
|
|
|
|
MACROCELL | 5 | 17 | $OpTx$INV$437
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 4 | 8 | 14 | 8 | 0 | 8 | 13 | 8 | 15
|
|
INPUTS | 4 | LAN_BASEADR<6> | A<22>.PIN | D<13>.PIN | LAN_BASEADR<13>
|
|
INPUTMC | 2 | 6 | 13 | 6 | 16
|
|
INPUTP | 2 | 162 | 80
|
|
EQ | 4 |
|
|
$OpTx$INV$437 = D<13>.PIN & !LAN_BASEADR<13>
|
|
# !D<13>.PIN & LAN_BASEADR<13>
|
|
# LAN_BASEADR<6> & !A<22>.PIN
|
|
# !LAN_BASEADR<6> & A<22>.PIN;
|
|
|
|
MACROCELL | 4 | 5 | $OpTx$INV$436
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 4 | 8 | 14 | 8 | 0 | 8 | 13 | 8 | 15
|
|
INPUTS | 8 | LAN_BASEADR<0> | A<16>.PIN | LAN_BASEADR<1> | A<17>.PIN | LAN_BASEADR<2> | A<18>.PIN | ROM_OE_OBUF.EXP | EXP29_.EXP
|
|
INPUTMC | 5 | 0 | 15 | 6 | 9 | 0 | 6 | 4 | 4 | 4 | 6
|
|
INPUTP | 3 | 175 | 172 | 171
|
|
IMPORTS | 2 | 4 | 4 | 4 | 6
|
|
EQ | 19 |
|
|
$OpTx$INV$436 = LAN_BASEADR<0> & !A<16>.PIN
|
|
# !LAN_BASEADR<0> & A<16>.PIN
|
|
# LAN_BASEADR<1> & !A<17>.PIN
|
|
# !LAN_BASEADR<1> & A<17>.PIN
|
|
# !LAN_BASEADR<2> & A<18>.PIN
|
|
;Imported pterms FB5_5
|
|
# LAN_BASEADR<2> & !A<18>.PIN
|
|
# LAN_BASEADR<3> & !A<19>.PIN
|
|
# !LAN_BASEADR<3> & A<19>.PIN
|
|
# !LAN_BASEADR<4> & A<20>.PIN
|
|
;Imported pterms FB5_7
|
|
# LAN_BASEADR<4> & !A<20>.PIN
|
|
# LAN_BASEADR<5> & !A<21>.PIN
|
|
# !LAN_BASEADR<5> & A<21>.PIN
|
|
# LAN_BASEADR<7> & !A<23>.PIN
|
|
# !LAN_BASEADR<7> & A<23>.PIN
|
|
;Imported pterms FB5_8
|
|
# D<14>.PIN & !LAN_BASEADR<14>
|
|
# !D<14>.PIN & LAN_BASEADR<14>;
|
|
|
|
MACROCELL | 2 | 0 | $OpTx$INV$438
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 1 | 5 | 12
|
|
INPUTS | 7 | SHUT_UP_Z2<2> | IDE_BASEADR<0> | A<16>.PIN | IDE_BASEADR<1> | A<17>.PIN | IDE_W_OBUF.EXP | $OpTx$$OpTx$FX_DC$476_INV$1624.EXP
|
|
INPUTMC | 5 | 3 | 0 | 1 | 12 | 1 | 8 | 2 | 1 | 2 | 17
|
|
INPUTP | 2 | 175 | 172
|
|
IMPORTS | 2 | 2 | 1 | 2 | 17
|
|
EQ | 17 |
|
|
$OpTx$INV$438 = SHUT_UP_Z2<2>
|
|
# IDE_BASEADR<0> & !A<16>.PIN
|
|
# !IDE_BASEADR<0> & A<16>.PIN
|
|
# IDE_BASEADR<1> & !A<17>.PIN
|
|
# !IDE_BASEADR<1> & A<17>.PIN
|
|
;Imported pterms FB3_2
|
|
# IDE_BASEADR<4> & !A<20>.PIN
|
|
# IDE_BASEADR<5> & !A<21>.PIN
|
|
# !IDE_BASEADR<5> & A<21>.PIN
|
|
# IDE_BASEADR<7> & !A<23>.PIN
|
|
# !IDE_BASEADR<7> & A<23>.PIN
|
|
;Imported pterms FB3_18
|
|
# IDE_BASEADR<2> & !A<18>.PIN
|
|
# !IDE_BASEADR<2> & A<18>.PIN
|
|
# IDE_BASEADR<3> & !A<19>.PIN
|
|
# !IDE_BASEADR<3> & A<19>.PIN
|
|
# !IDE_BASEADR<4> & A<20>.PIN;
|
|
|
|
MACROCELL | 10 | 0 | $OpTx$FX_DC$1323
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 16 | 7 | 0 | 15 | 0 | 11 | 0 | 7 | 6 | 14 | 2 | 7 | 8 | 11 | 17 | 14 | 0 | 15 | 4 | 11 | 15 | 7 | 11 | 14 | 12 | 7 | 13 | 11 | 13 | 7 | 15 | 14 | 9
|
|
INPUTS | 11 | LAN_SM_FSM_FFd7 | LAN_SM_FSM_FFd5 | LAN_SM_FSM_FFd10 | LAN_SM_FSM_FFd8 | LAN_SM_FSM_FFd12 | LAN_SM_FSM_FFd2 | LAN_SM_FSM_FFd6 | LAN_SM_FSM_FFd9 | LAN_SM_FSM_FFd1 | LAN_SM_FSM_FFd11 | LAN_SM_FSM_FFd4
|
|
INPUTMC | 11 | 8 | 8 | 14 | 1 | 11 | 3 | 7 | 16 | 14 | 15 | 8 | 3 | 8 | 9 | 14 | 10 | 8 | 17 | 14 | 4 | 8 | 15
|
|
EQ | 4 |
|
|
$OpTx$FX_DC$1323 = !LAN_SM_FSM_FFd7 & !LAN_SM_FSM_FFd5 &
|
|
!LAN_SM_FSM_FFd10 & !LAN_SM_FSM_FFd8 & !LAN_SM_FSM_FFd12 &
|
|
!LAN_SM_FSM_FFd2 & !LAN_SM_FSM_FFd6 & !LAN_SM_FSM_FFd9 &
|
|
!LAN_SM_FSM_FFd1 & !LAN_SM_FSM_FFd11 & !LAN_SM_FSM_FFd4;
|
|
|
|
MACROCELL | 2 | 17 | $OpTx$$OpTx$FX_DC$476_INV$1624
|
|
ATTRIBUTES | 133888 | 0
|
|
OUTPUTMC | 3 | 12 | 15 | 12 | 17 | 2 | 0
|
|
INPUTS | 7 | IDE_BASEADR<2> | A<18>.PIN | IDE_BASEADR<3> | A<19>.PIN | IDE_BASEADR<4> | A<20>.PIN | Z3_ADR<13>.EXP
|
|
INPUTMC | 4 | 1 | 6 | 1 | 3 | 3 | 8 | 2 | 16
|
|
INPUTP | 3 | 171 | 169 | 167
|
|
EXPORTS | 1 | 2 | 0
|
|
IMPORTS | 1 | 2 | 16
|
|
EQ | 7 |
|
|
$OpTx$$OpTx$FX_DC$476_INV$1624 = ;Imported pterms FB3_17
|
|
!A<4> & A<2> & !A<1>;
|
|
$OpTx$$OpTx$FX_DC$476_INV$1624.EXP = IDE_BASEADR<2> & !A<18>.PIN
|
|
# !IDE_BASEADR<2> & A<18>.PIN
|
|
# IDE_BASEADR<3> & !A<19>.PIN
|
|
# !IDE_BASEADR<3> & A<19>.PIN
|
|
# !IDE_BASEADR<4> & A<20>.PIN
|
|
|
|
MACROCELL | 9 | 13 | _18_
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 9 | 12
|
|
INPUTS | 10 | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST | DQ<8>_BUFR | FCS | RESET | LDS | RW | LAN_ACCESS | DQ_DATA<6> | DS1 | DS0
|
|
INPUTMC | 4 | 1 | 15 | 1 | 0 | 8 | 1 | 7 | 13
|
|
INPUTP | 6 | 147 | 263 | 157 | 158 | 148 | 170
|
|
EXPORTS | 1 | 9 | 12
|
|
EQ | 8 |
|
|
DQ<8> = DQ<8>_BUFR;
|
|
DQ<8>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
_18_.EXP = !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>
|
|
|
|
MACROCELL | 9 | 9 | _19_
|
|
ATTRIBUTES | 265986 | 0
|
|
OUTPUTMC | 1 | 9 | 8
|
|
INPUTS | 9 | DQ_9_IOBUFE/DQ_9_IOBUFE_TRST | DQ<4>_BUFR | FCS | RESET | DS1 | RW | LAN_ACCESS | DQ_DATA<5> | DS0
|
|
INPUTMC | 4 | 1 | 15 | 9 | 0 | 8 | 1 | 14 | 12
|
|
INPUTP | 5 | 147 | 263 | 148 | 158 | 170
|
|
EXPORTS | 1 | 9 | 8
|
|
EQ | 6 |
|
|
DQ<4> = DQ<4>_BUFR;
|
|
DQ<4>.OE = DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
|
|
_19_.EXP = !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<5>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<5>
|
|
|
|
MACROCELL | 1 | 10 | EXP24_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 1 | 11
|
|
INPUTS | 7 | FCS | DQ<3>.PIN | LAN_ACCESS | AS | RW | AUTOCONFIG_Z2_ACCESS | Z3_DATA<19>
|
|
INPUTMC | 3 | 8 | 1 | 4 | 17 | 10 | 14
|
|
INPUTP | 4 | 147 | 219 | 152 | 158
|
|
EXPORTS | 1 | 1 | 11
|
|
EQ | 5 |
|
|
EXP24_.EXP = FCS & DQ<3>.PIN
|
|
# !LAN_ACCESS & DQ<3>.PIN
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<19> & RW & LAN_ACCESS
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
|
|
MACROCELL | 1 | 17 | EXP25_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 1 | 16
|
|
INPUTS | 7 | FCS | DQ<0>.PIN | LAN_ACCESS | AS | RW | AUTOCONFIG_Z2_ACCESS | Z3_DATA<24>
|
|
INPUTMC | 3 | 8 | 1 | 4 | 17 | 15 | 12
|
|
INPUTP | 4 | 147 | 217 | 152 | 158
|
|
EXPORTS | 1 | 1 | 16
|
|
EQ | 5 |
|
|
EXP25_.EXP = FCS & DQ<0>.PIN
|
|
# !LAN_ACCESS & DQ<0>.PIN
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<24> & RW & LAN_ACCESS
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
|
|
MACROCELL | 4 | 0 | EXP26_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 4 | 1
|
|
INPUTS | 6 | CP_BASEADR<0> | A<16>.PIN | CP_BASEADR<2> | A<18>.PIN | CP_BASEADR<7> | A<23>.PIN
|
|
INPUTMC | 3 | 3 | 17 | 3 | 15 | 3 | 9
|
|
INPUTP | 3 | 175 | 171 | 161
|
|
EXPORTS | 1 | 4 | 1
|
|
EQ | 5 |
|
|
EXP26_.EXP = CP_BASEADR<0> & !A<16>.PIN
|
|
# !CP_BASEADR<0> & A<16>.PIN
|
|
# !CP_BASEADR<2> & A<18>.PIN
|
|
# CP_BASEADR<7> & !A<23>.PIN
|
|
# !CP_BASEADR<7> & A<23>.PIN
|
|
|
|
MACROCELL | 4 | 2 | EXP27_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 4 | 1
|
|
INPUTS | 7 | CP_BASEADR<1> | A<17>.PIN | CP_BASEADR<2> | A<18>.PIN | CP_BASEADR<4> | A<20>.PIN | EXP28_.EXP
|
|
INPUTMC | 4 | 3 | 16 | 3 | 15 | 3 | 14 | 4 | 3
|
|
INPUTP | 3 | 172 | 171 | 167
|
|
EXPORTS | 1 | 4 | 1
|
|
IMPORTS | 1 | 4 | 3
|
|
EQ | 10 |
|
|
EXP27_.EXP = CP_BASEADR<1> & !A<17>.PIN
|
|
# !CP_BASEADR<1> & A<17>.PIN
|
|
# CP_BASEADR<2> & !A<18>.PIN
|
|
# CP_BASEADR<4> & !A<20>.PIN
|
|
# !CP_BASEADR<4> & A<20>.PIN
|
|
;Imported pterms FB5_4
|
|
# CP_BASEADR<3> & !A<19>.PIN
|
|
# !CP_BASEADR<3> & A<19>.PIN
|
|
# CP_BASEADR<5> & !A<21>.PIN
|
|
# !CP_BASEADR<5> & A<21>.PIN
|
|
|
|
MACROCELL | 4 | 3 | EXP28_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 4 | 2
|
|
INPUTS | 4 | CP_BASEADR<3> | A<19>.PIN | CP_BASEADR<5> | A<21>.PIN
|
|
INPUTMC | 2 | 0 | 17 | 3 | 12
|
|
INPUTP | 2 | 169 | 163
|
|
EXPORTS | 1 | 4 | 2
|
|
EQ | 4 |
|
|
EXP28_.EXP = CP_BASEADR<3> & !A<19>.PIN
|
|
# !CP_BASEADR<3> & A<19>.PIN
|
|
# CP_BASEADR<5> & !A<21>.PIN
|
|
# !CP_BASEADR<5> & A<21>.PIN
|
|
|
|
MACROCELL | 4 | 6 | EXP29_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 4 | 5
|
|
INPUTS | 7 | LAN_BASEADR<4> | A<20>.PIN | LAN_BASEADR<5> | A<21>.PIN | LAN_BASEADR<7> | A<23>.PIN | EXP30_.EXP
|
|
INPUTMC | 4 | 6 | 8 | 6 | 7 | 6 | 3 | 4 | 7
|
|
INPUTP | 3 | 167 | 163 | 161
|
|
EXPORTS | 1 | 4 | 5
|
|
IMPORTS | 1 | 4 | 7
|
|
EQ | 8 |
|
|
EXP29_.EXP = LAN_BASEADR<4> & !A<20>.PIN
|
|
# LAN_BASEADR<5> & !A<21>.PIN
|
|
# !LAN_BASEADR<5> & A<21>.PIN
|
|
# LAN_BASEADR<7> & !A<23>.PIN
|
|
# !LAN_BASEADR<7> & A<23>.PIN
|
|
;Imported pterms FB5_8
|
|
# D<14>.PIN & !LAN_BASEADR<14>
|
|
# !D<14>.PIN & LAN_BASEADR<14>
|
|
|
|
MACROCELL | 4 | 7 | EXP30_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 4 | 6
|
|
INPUTS | 2 | D<14>.PIN | LAN_BASEADR<14>
|
|
INPUTMC | 1 | 6 | 15
|
|
INPUTP | 1 | 81
|
|
EXPORTS | 1 | 4 | 6
|
|
EQ | 2 |
|
|
EXP30_.EXP = D<14>.PIN & !LAN_BASEADR<14>
|
|
# !D<14>.PIN & LAN_BASEADR<14>
|
|
|
|
MACROCELL | 4 | 8 | EXP31_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 4 | 9
|
|
INPUTS | 6 | FCS | AS | RW | AUTOCONFIG_Z2_ACCESS | Z3_DATA<18> | LAN_ACCESS
|
|
INPUTMC | 3 | 4 | 17 | 15 | 8 | 8 | 1
|
|
INPUTP | 3 | 147 | 152 | 158
|
|
EXPORTS | 1 | 4 | 9
|
|
EQ | 2 |
|
|
EXP31_.EXP = FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<18> & RW & LAN_ACCESS
|
|
|
|
MACROCELL | 4 | 10 | EXP32_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 4 | 11
|
|
INPUTS | 6 | FCS | AS | RW | AUTOCONFIG_Z2_ACCESS | Z3_DATA<25> | LAN_ACCESS
|
|
INPUTMC | 3 | 4 | 17 | 15 | 13 | 8 | 1
|
|
INPUTP | 3 | 147 | 152 | 158
|
|
EXPORTS | 1 | 4 | 11
|
|
EQ | 2 |
|
|
EXP32_.EXP = FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<25> & RW & LAN_ACCESS
|
|
|
|
MACROCELL | 4 | 12 | EXP33_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 4 | 13
|
|
INPUTS | 7 | FCS | DQ<2>.PIN | AS | RW | AUTOCONFIG_Z2_ACCESS | Z3_DATA<26> | LAN_ACCESS
|
|
INPUTMC | 3 | 4 | 17 | 15 | 14 | 8 | 1
|
|
INPUTP | 4 | 147 | 220 | 152 | 158
|
|
EXPORTS | 1 | 4 | 13
|
|
EQ | 4 |
|
|
EXP33_.EXP = FCS & DQ<2>.PIN
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS
|
|
# !FCS & Z3_DATA<26> & RW & LAN_ACCESS
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS
|
|
|
|
MACROCELL | 4 | 15 | EXP34_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 4 | 16
|
|
INPUTS | 8 | FCS | AS | DQ<4>.PIN | Z3_DATA<28> | RW | LAN_ACCESS | AUTOCONFIG_Z2_ACCESS | D_Z2_OUT<0>
|
|
INPUTMC | 4 | 10 | 5 | 8 | 1 | 4 | 17 | 12 | 12
|
|
INPUTP | 4 | 147 | 152 | 225 | 158
|
|
EXPORTS | 1 | 4 | 16
|
|
EQ | 6 |
|
|
EXP34_.EXP = FCS & AS & DQ<4>.PIN
|
|
# !FCS & Z3_DATA<28> & RW & LAN_ACCESS
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS &
|
|
D_Z2_OUT<0>
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS &
|
|
D_Z2_OUT<0>
|
|
|
|
MACROCELL | 6 | 1 | EXP35_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 6 | 2
|
|
INPUTS | 8 | FCS | AS | DQ<5>.PIN | AUTOCONFIG_Z2_ACCESS | Z3_DATA<29> | RW | LAN_ACCESS | D_Z2_OUT<1>
|
|
INPUTMC | 4 | 4 | 17 | 10 | 3 | 8 | 1 | 12 | 16
|
|
INPUTP | 4 | 147 | 152 | 221 | 158
|
|
EXPORTS | 1 | 6 | 2
|
|
EQ | 7 |
|
|
EXP35_.EXP = FCS & AS & DQ<5>.PIN
|
|
# FCS & !AUTOCONFIG_Z2_ACCESS & DQ<5>.PIN
|
|
# !FCS & Z3_DATA<29> & RW & LAN_ACCESS
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS &
|
|
D_Z2_OUT<1>
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS &
|
|
D_Z2_OUT<1>
|
|
|
|
MACROCELL | 6 | 5 | EXP36_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 6 | 4
|
|
INPUTS | 8 | FCS | AS | DQ<6>.PIN | Z3_DATA<30> | RW | LAN_ACCESS | AUTOCONFIG_Z2_ACCESS | D_Z2_OUT<2>
|
|
INPUTMC | 4 | 10 | 1 | 8 | 1 | 4 | 17 | 12 | 9
|
|
INPUTP | 4 | 147 | 152 | 227 | 158
|
|
EXPORTS | 1 | 6 | 4
|
|
EQ | 6 |
|
|
EXP36_.EXP = FCS & AS & DQ<6>.PIN
|
|
# !FCS & Z3_DATA<30> & RW & LAN_ACCESS
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS &
|
|
D_Z2_OUT<2>
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS &
|
|
D_Z2_OUT<2>
|
|
|
|
MACROCELL | 6 | 6 | EXP37_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 6 | 7
|
|
INPUTS | 14 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | D<13>.PIN | LAN_BASEADR<5> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS
|
|
INPUTMC | 3 | 5 | 16 | 6 | 7 | 4 | 17
|
|
INPUTP | 11 | 91 | 97 | 101 | 107 | 152 | 80 | 155 | 98 | 99 | 158 | 157
|
|
EXPORTS | 1 | 6 | 7
|
|
EQ | 9 |
|
|
EXP37_.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<13>.PIN & !LAN_BASEADR<5> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<13>.PIN & !LAN_BASEADR<5> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<13>.PIN & LAN_BASEADR<5> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 6 | 10 | EXP38_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 6 | 11
|
|
INPUTS | 8 | FCS | AS | DQ<7>.PIN | Z3_DATA<31> | RW | LAN_ACCESS | AUTOCONFIG_Z2_ACCESS | D_Z2_OUT<3>
|
|
INPUTMC | 4 | 15 | 15 | 8 | 1 | 4 | 17 | 12 | 6
|
|
INPUTP | 4 | 147 | 152 | 226 | 158
|
|
EXPORTS | 1 | 6 | 11
|
|
EQ | 6 |
|
|
EXP38_.EXP = FCS & AS & DQ<7>.PIN
|
|
# !FCS & Z3_DATA<31> & RW & LAN_ACCESS
|
|
# FCS & !AS & RW & AUTOCONFIG_Z2_ACCESS &
|
|
D_Z2_OUT<3>
|
|
# !AS & RW & AUTOCONFIG_Z2_ACCESS & !LAN_ACCESS &
|
|
D_Z2_OUT<3>
|
|
|
|
MACROCELL | 6 | 12 | EXP39_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 6 | 13
|
|
INPUTS | 14 | A<5> | A<4> | A<2> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | D<14>.PIN | LAN_BASEADR<6> | UDS | A<6> | A<3> | RW | AUTOCONFIG_Z2_ACCESS | LDS
|
|
INPUTMC | 3 | 5 | 16 | 6 | 13 | 4 | 17
|
|
INPUTP | 11 | 91 | 97 | 101 | 107 | 152 | 81 | 155 | 98 | 99 | 158 | 157
|
|
EXPORTS | 1 | 6 | 13
|
|
EQ | 12 |
|
|
EXP39_.EXP = !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<14>.PIN & !LAN_BASEADR<6> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & D<14>.PIN & !LAN_BASEADR<6> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<14>.PIN & LAN_BASEADR<6> & !UDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<4> & !A<2> & !A<1> & !AS &
|
|
!AUTO_CONFIG_Z2_DONE<0> & !D<14>.PIN & LAN_BASEADR<6> & !LDS & A<6> & A<3> &
|
|
!RW & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 7 | 3 | EXP40_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 7 | 2
|
|
INPUTS | 11 | FCS | RESET | D<14>.PIN | RW | UDS | LAN_ACCESS | DQ_DATA<14> | LDS | DS1 | DS0 | LAN_WRH_OBUF.EXP
|
|
INPUTMC | 3 | 8 | 1 | 7 | 8 | 7 | 4
|
|
INPUTP | 8 | 147 | 263 | 81 | 158 | 155 | 157 | 148 | 170
|
|
EXPORTS | 1 | 7 | 2
|
|
IMPORTS | 1 | 7 | 4
|
|
EQ | 12 |
|
|
EXP40_.EXP = FCS & RESET & D<14>.PIN
|
|
# RESET & D<14>.PIN & RW
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<14>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<14>
|
|
# RESET & D<14>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB8_5
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<14>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<14>
|
|
|
|
MACROCELL | 7 | 5 | EXP41_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 7 | 6
|
|
INPUTS | 8 | D<12>.PIN | LDS | DQ_SWAP | LAN_SM_FSM_FFd13 | UDS | D<4>.PIN | A<12>.PIN | A<20>.PIN
|
|
INPUTMC | 2 | 8 | 14 | 8 | 2
|
|
INPUTP | 6 | 78 | 157 | 155 | 38 | 115 | 167
|
|
EXPORTS | 1 | 7 | 6
|
|
EQ | 7 |
|
|
EXP41_.EXP = D<12>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<4>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<4>.PIN
|
|
# UDS & LDS & DQ_SWAP & A<12>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 &
|
|
A<20>.PIN
|
|
|
|
MACROCELL | 7 | 10 | EXP42_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 7 | 11
|
|
INPUTS | 8 | D<12>.PIN | UDS | DQ_SWAP | LAN_SM_FSM_FFd13 | LDS | D<4>.PIN | A<20>.PIN | A<12>.PIN
|
|
INPUTMC | 2 | 8 | 14 | 8 | 2
|
|
INPUTP | 6 | 78 | 155 | 157 | 38 | 167 | 115
|
|
EXPORTS | 1 | 7 | 11
|
|
EQ | 7 |
|
|
EXP42_.EXP = D<12>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<12>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<4>.PIN
|
|
# UDS & LDS & DQ_SWAP & LAN_SM_FSM_FFd13 &
|
|
A<20>.PIN
|
|
# UDS & LDS & !DQ_SWAP & A<12>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 7 | 12 | EXP43_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 7 | 13
|
|
INPUTS | 8 | D<14>.PIN | UDS | DQ_SWAP | LAN_SM_FSM_FFd13 | LDS | D<6>.PIN | A<22>.PIN | A<14>.PIN
|
|
INPUTMC | 2 | 8 | 14 | 8 | 2
|
|
INPUTP | 6 | 81 | 155 | 157 | 26 | 162 | 125
|
|
EXPORTS | 1 | 7 | 13
|
|
EQ | 7 |
|
|
EXP43_.EXP = D<14>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<14>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<6>.PIN
|
|
# UDS & LDS & A<22>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & !DQ_SWAP & A<14>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 7 | 14 | EXP44_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 7 | 15
|
|
INPUTS | 8 | D<8>.PIN | LDS | DQ_SWAP | LAN_SM_FSM_FFd13 | UDS | D<0>.PIN | A<16>.PIN | A<8>.PIN
|
|
INPUTMC | 2 | 8 | 14 | 8 | 2
|
|
INPUTP | 6 | 32 | 157 | 155 | 4 | 175 | 106
|
|
EXPORTS | 1 | 7 | 15
|
|
EQ | 7 |
|
|
EXP44_.EXP = D<8>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<0>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<0>.PIN
|
|
# UDS & LDS & A<16>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & DQ_SWAP & A<8>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 7 | 17 | EXP45_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 7 | 0
|
|
INPUTS | 8 | D<8>.PIN | UDS | DQ_SWAP | LAN_SM_FSM_FFd13 | LDS | D<0>.PIN | A<16>.PIN | LAN_SM_FSM_FFd8.EXP
|
|
INPUTMC | 3 | 8 | 14 | 8 | 2 | 7 | 16
|
|
INPUTP | 5 | 32 | 155 | 157 | 4 | 175
|
|
EXPORTS | 1 | 7 | 0
|
|
IMPORTS | 1 | 7 | 16
|
|
EQ | 9 |
|
|
EXP45_.EXP = D<8>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<8>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<0>.PIN
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<0>.PIN
|
|
# UDS & LDS & A<16>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
;Imported pterms FB8_17
|
|
# UDS & LDS & !DQ_SWAP & A<8>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 8 | 0 | EXP46_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 8 | 1
|
|
INPUTS | 6 | $OpTx$FX_DC$463 | $OpTx$INV$437 | $OpTx$INV$436 | D<8>.PIN | LAN_BASEADR<8> | LAN_SM_FSM_FFd1.EXP
|
|
INPUTMC | 5 | 2 | 4 | 5 | 17 | 4 | 5 | 0 | 1 | 8 | 17
|
|
INPUTP | 1 | 32
|
|
EXPORTS | 1 | 8 | 1
|
|
IMPORTS | 1 | 8 | 17
|
|
EQ | 8 |
|
|
EXP46_.EXP = $OpTx$FX_DC$463
|
|
# $OpTx$INV$437
|
|
# $OpTx$INV$436
|
|
# D<8>.PIN & !LAN_BASEADR<8>
|
|
# !D<8>.PIN & LAN_BASEADR<8>
|
|
;Imported pterms FB9_18
|
|
# D<11>.PIN & !LAN_BASEADR<11>
|
|
# !D<11>.PIN & LAN_BASEADR<11>
|
|
|
|
MACROCELL | 9 | 3 | EXP47_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 9 | 2
|
|
INPUTS | 10 | FCS | RESET | UDS | RW | LAN_ACCESS | DQ_DATA<0> | LDS | DS1 | DS0 | D<0>.PIN
|
|
INPUTMC | 2 | 8 | 1 | 7 | 0
|
|
INPUTP | 8 | 147 | 263 | 155 | 158 | 157 | 148 | 170 | 4
|
|
EXPORTS | 1 | 9 | 2
|
|
EQ | 9 |
|
|
EXP47_.EXP = !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<0>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<0>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<0>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<0>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<0>.PIN
|
|
|
|
MACROCELL | 9 | 6 | EXP48_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 9 | 5
|
|
INPUTS | 11 | FCS | RESET | D<2>.PIN | RW | LAN_ACCESS | UDS | DQ_DATA<2> | LDS | DS1 | DS0 | DQ_5_IOBUFE.EXP
|
|
INPUTMC | 3 | 8 | 1 | 15 | 4 | 9 | 7
|
|
INPUTP | 8 | 147 | 263 | 71 | 158 | 155 | 157 | 148 | 170
|
|
EXPORTS | 1 | 9 | 5
|
|
IMPORTS | 1 | 9 | 7
|
|
EQ | 13 |
|
|
EXP48_.EXP = FCS & RESET & D<2>.PIN
|
|
# RESET & RW & D<2>.PIN
|
|
# RESET & !LAN_ACCESS & D<2>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<2>.PIN
|
|
;Imported pterms FB10_8
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<2>
|
|
|
|
MACROCELL | 9 | 8 | EXP49_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 9 | 7
|
|
INPUTS | 11 | FCS | RESET | D<5>.PIN | RW | UDS | LAN_ACCESS | DQ_DATA<5> | LDS | DS1 | DS0 | _19_.EXP
|
|
INPUTMC | 3 | 8 | 1 | 14 | 12 | 9 | 9
|
|
INPUTP | 8 | 147 | 263 | 37 | 158 | 155 | 157 | 148 | 170
|
|
EXPORTS | 1 | 9 | 7
|
|
IMPORTS | 1 | 9 | 9
|
|
EQ | 12 |
|
|
EXP49_.EXP = FCS & RESET & D<5>.PIN
|
|
# RESET & RW & D<5>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<5>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<5>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<5>.PIN
|
|
;Imported pterms FB10_10
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<5>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<5>
|
|
|
|
MACROCELL | 9 | 12 | EXP50_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 9 | 11
|
|
INPUTS | 11 | FCS | RESET | D<6>.PIN | RW | LAN_ACCESS | UDS | DQ_DATA<6> | LDS | DS1 | DS0 | _18_.EXP
|
|
INPUTMC | 3 | 8 | 1 | 7 | 13 | 9 | 13
|
|
INPUTP | 8 | 147 | 263 | 26 | 158 | 155 | 157 | 148 | 170
|
|
EXPORTS | 1 | 9 | 11
|
|
IMPORTS | 1 | 9 | 13
|
|
EQ | 13 |
|
|
EXP50_.EXP = FCS & RESET & D<6>.PIN
|
|
# RESET & RW & D<6>.PIN
|
|
# RESET & !LAN_ACCESS & D<6>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<6>.PIN
|
|
;Imported pterms FB10_14
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<6>
|
|
|
|
MACROCELL | 9 | 14 | EXP51_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 9 | 15
|
|
INPUTS | 8 | FCS | RESET | LDS | RW | LAN_ACCESS | DQ_DATA<10> | DS1 | DS0
|
|
INPUTMC | 2 | 8 | 1 | 15 | 0
|
|
INPUTP | 6 | 147 | 263 | 157 | 158 | 148 | 170
|
|
EXPORTS | 1 | 9 | 15
|
|
EQ | 6 |
|
|
EXP51_.EXP = !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>
|
|
|
|
MACROCELL | 9 | 15 | EXP52_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 9 | 16
|
|
INPUTS | 11 | FCS | RESET | D<10>.PIN | RW | LAN_ACCESS | UDS | DQ_DATA<10> | LDS | DS1 | DS0 | EXP51_.EXP
|
|
INPUTMC | 3 | 8 | 1 | 15 | 0 | 9 | 14
|
|
INPUTP | 8 | 147 | 263 | 74 | 158 | 155 | 157 | 148 | 170
|
|
EXPORTS | 1 | 9 | 16
|
|
IMPORTS | 1 | 9 | 14
|
|
EQ | 13 |
|
|
EXP52_.EXP = FCS & RESET & D<10>.PIN
|
|
# RESET & D<10>.PIN & RW
|
|
# RESET & D<10>.PIN & !LAN_ACCESS
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>
|
|
# RESET & D<10>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB10_15
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<10>
|
|
|
|
MACROCELL | 9 | 17 | EXP53_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 9 | 0
|
|
INPUTS | 11 | FCS | RESET | D<4>.PIN | RW | LAN_ACCESS | UDS | DQ_DATA<4> | LDS | DS1 | DS0 | DQ_10_IOBUFE.EXP
|
|
INPUTMC | 3 | 8 | 1 | 7 | 11 | 9 | 16
|
|
INPUTP | 8 | 147 | 263 | 38 | 158 | 155 | 157 | 148 | 170
|
|
EXPORTS | 1 | 9 | 0
|
|
IMPORTS | 1 | 9 | 16
|
|
EQ | 13 |
|
|
EXP53_.EXP = FCS & RESET & D<4>.PIN
|
|
# RESET & RW & D<4>.PIN
|
|
# RESET & !LAN_ACCESS & D<4>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>
|
|
# RESET & UDS & LDS & DS1 & DS0 & D<4>.PIN
|
|
;Imported pterms FB10_17
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<4>
|
|
|
|
MACROCELL | 11 | 6 | EXP54_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 11 | 7
|
|
INPUTS | 10 | FCS | RESET | UDS | RW | LAN_ACCESS | DQ_DATA<13> | LDS | DS1 | DS0 | D<13>.PIN
|
|
INPUTMC | 2 | 8 | 1 | 14 | 2
|
|
INPUTP | 8 | 147 | 263 | 155 | 158 | 157 | 148 | 170 | 80
|
|
EXPORTS | 1 | 11 | 7
|
|
EQ | 9 |
|
|
EXP54_.EXP = !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<13>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<13>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<13>
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<13>
|
|
# RESET & D<13>.PIN & UDS & LDS & DS1 & DS0
|
|
|
|
MACROCELL | 11 | 8 | EXP55_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 11 | 9
|
|
INPUTS | 11 | FCS | RESET | D<11>.PIN | UDS | RW | LAN_ACCESS | DQ_DATA<11> | LDS | DS1 | DS0 | DQ_13_IOBUFE.EXP
|
|
INPUTMC | 3 | 8 | 1 | 11 | 0 | 11 | 7
|
|
INPUTP | 8 | 147 | 263 | 77 | 155 | 158 | 157 | 148 | 170
|
|
EXPORTS | 1 | 11 | 9
|
|
IMPORTS | 1 | 11 | 7
|
|
EQ | 11 |
|
|
EXP55_.EXP = FCS & RESET & D<11>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<11>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<11>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<11>
|
|
# RESET & D<11>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB12_8
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<11>
|
|
|
|
MACROCELL | 11 | 10 | EXP56_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 11 | 11
|
|
INPUTS | 11 | FCS | RESET | D<9>.PIN | UDS | RW | LAN_ACCESS | DQ_DATA<9> | LDS | DS1 | DS0 | DQ_11_IOBUFE.EXP
|
|
INPUTMC | 3 | 8 | 1 | 14 | 9 | 11 | 9
|
|
INPUTP | 8 | 147 | 263 | 73 | 155 | 158 | 157 | 148 | 170
|
|
EXPORTS | 1 | 11 | 11
|
|
IMPORTS | 1 | 11 | 9
|
|
EQ | 11 |
|
|
EXP56_.EXP = FCS & RESET & D<9>.PIN
|
|
# !FCS & RESET & !UDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<9>
|
|
# !FCS & RESET & !LDS & !RW & LAN_ACCESS &
|
|
DQ_DATA<9>
|
|
# !FCS & RESET & !DS1 & !RW & LAN_ACCESS &
|
|
DQ_DATA<9>
|
|
# RESET & D<9>.PIN & UDS & LDS & DS1 & DS0
|
|
;Imported pterms FB12_10
|
|
# !FCS & RESET & !DS0 & !RW & LAN_ACCESS &
|
|
DQ_DATA<9>
|
|
|
|
MACROCELL | 11 | 12 | EXP57_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 11 | 13
|
|
INPUTS | 8 | D<15>.PIN | UDS | DQ_SWAP | LAN_SM_FSM_FFd13 | LDS | D<7>.PIN | A<23>.PIN | DQ_9_IOBUFE.EXP
|
|
INPUTMC | 3 | 8 | 14 | 8 | 2 | 11 | 11
|
|
INPUTP | 5 | 89 | 155 | 157 | 29 | 161
|
|
EXPORTS | 1 | 11 | 13
|
|
IMPORTS | 1 | 11 | 11
|
|
EQ | 9 |
|
|
EXP57_.EXP = D<15>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<15>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<7>.PIN
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<7>.PIN
|
|
# UDS & LDS & A<23>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
;Imported pterms FB12_12
|
|
# UDS & LDS & !DQ_SWAP & A<15>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 11 | 14 | EXP58_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 11 | 15
|
|
INPUTS | 8 | D<11>.PIN | UDS | DQ_SWAP | LAN_SM_FSM_FFd13 | LDS | D<3>.PIN | A<19>.PIN | DQ_DATA<7>.EXP
|
|
INPUTMC | 3 | 8 | 14 | 8 | 2 | 11 | 13
|
|
INPUTP | 5 | 77 | 155 | 157 | 28 | 169
|
|
EXPORTS | 1 | 11 | 15
|
|
IMPORTS | 1 | 11 | 13
|
|
EQ | 9 |
|
|
EXP58_.EXP = D<11>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<11>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<3>.PIN
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<3>.PIN
|
|
# UDS & LDS & A<19>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
;Imported pterms FB12_14
|
|
# UDS & LDS & !DQ_SWAP & A<11>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 11 | 16 | EXP59_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 11 | 17
|
|
INPUTS | 8 | D<15>.PIN | UDS | DQ_SWAP | LAN_SM_FSM_FFd13 | LDS | D<7>.PIN | A<15>.PIN | DQ_DATA<3>.EXP
|
|
INPUTMC | 3 | 8 | 14 | 8 | 2 | 11 | 15
|
|
INPUTP | 5 | 89 | 155 | 157 | 29 | 139
|
|
EXPORTS | 1 | 11 | 17
|
|
IMPORTS | 1 | 11 | 15
|
|
EQ | 9 |
|
|
EXP59_.EXP = D<15>.PIN & !UDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<15>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<7>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<7>.PIN
|
|
# UDS & LDS & DQ_SWAP & A<15>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
;Imported pterms FB12_16
|
|
# UDS & LDS & A<23>.PIN & !DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 12 | 4 | EXP60_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 12 | 5
|
|
INPUTS | 11 | A<5> | A<1> | AS | AUTO_CONFIG_Z2_DONE<0> | LDS | A<6> | A<3> | AUTOCONFIG_Z2_ACCESS | A<4> | A<2> | UDS
|
|
INPUTMC | 2 | 5 | 16 | 4 | 17
|
|
INPUTP | 9 | 91 | 107 | 152 | 157 | 98 | 99 | 97 | 101 | 155
|
|
EXPORTS | 1 | 12 | 5
|
|
EQ | 10 |
|
|
EXP60_.EXP = !A<5> & A<1> & !AS & !AUTO_CONFIG_Z2_DONE<0> &
|
|
!LDS & !A<6> & !A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# A<5> & !A<4> & A<2> & !A<1> & !AS & !UDS & !A<6> &
|
|
!A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# A<5> & !A<4> & A<2> & !A<1> & !AS & !LDS & !A<6> &
|
|
!A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<4> & !A<2> & !A<1> & !AS & !UDS & !A<6> &
|
|
A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<4> & !A<2> & !A<1> & !AS & !LDS & !A<6> &
|
|
A<3> & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 12 | 5 | EXP61_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 12 | 6
|
|
INPUTS | 12 | A<5> | A<2> | A<1> | AS | UDS | A<6> | A<3> | AUTOCONFIG_Z2_ACCESS | LDS | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | EXP60_.EXP
|
|
INPUTMC | 4 | 4 | 17 | 5 | 16 | 5 | 15 | 12 | 4
|
|
INPUTP | 8 | 91 | 101 | 107 | 152 | 155 | 98 | 99 | 157
|
|
EXPORTS | 1 | 12 | 6
|
|
IMPORTS | 1 | 12 | 4
|
|
EQ | 21 |
|
|
EXP61_.EXP = !A<5> & !A<2> & A<1> & !AS & !UDS & !A<6> & !A<3> &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & !A<2> & A<1> & !AS & !LDS & !A<6> & !A<3> &
|
|
AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<1> & !AS & !AUTO_CONFIG_Z2_DONE<0> &
|
|
!UDS & !A<6> & !A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<1> & !AS & !AUTO_CONFIG_Z2_DONE<1> &
|
|
!UDS & !A<6> & !A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<1> & !AS & !AUTO_CONFIG_Z2_DONE<1> &
|
|
!LDS & !A<6> & !A<3> & AUTOCONFIG_Z2_ACCESS
|
|
;Imported pterms FB13_5
|
|
# !A<5> & A<1> & !AS & !AUTO_CONFIG_Z2_DONE<0> &
|
|
!LDS & !A<6> & !A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# A<5> & !A<4> & A<2> & !A<1> & !AS & !UDS & !A<6> &
|
|
!A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# A<5> & !A<4> & A<2> & !A<1> & !AS & !LDS & !A<6> &
|
|
!A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<4> & !A<2> & !A<1> & !AS & !UDS & !A<6> &
|
|
A<3> & AUTOCONFIG_Z2_ACCESS
|
|
# !A<5> & A<4> & !A<2> & !A<1> & !AS & !LDS & !A<6> &
|
|
A<3> & AUTOCONFIG_Z2_ACCESS
|
|
|
|
MACROCELL | 12 | 8 | EXP62_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 12 | 9
|
|
INPUTS | 6 | A<5> | A<4> | A<2> | A<3> | A<1> | Z3_DATA<7>.EXP
|
|
INPUTMC | 1 | 12 | 7
|
|
INPUTP | 5 | 91 | 97 | 101 | 99 | 107
|
|
EXPORTS | 1 | 12 | 9
|
|
IMPORTS | 1 | 12 | 7
|
|
EQ | 8 |
|
|
EXP62_.EXP = A<5> & A<4>
|
|
# A<5> & !A<2>
|
|
# A<4> & !A<2>
|
|
# !A<4> & A<3>
|
|
# A<1> & A<3>
|
|
;Imported pterms FB13_8
|
|
# !A<5> & !A<4> & A<2> & A<1> &
|
|
!AUTO_CONFIG_Z2_DONE<0>
|
|
|
|
MACROCELL | 12 | 10 | EXP63_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 12 | 9
|
|
INPUTS | 9 | A<5> | A<1> | UDS | LDS | A<4> | A<3> | A<2> | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1>
|
|
INPUTMC | 2 | 5 | 16 | 5 | 15
|
|
INPUTP | 7 | 91 | 107 | 155 | 157 | 97 | 99 | 101
|
|
EXPORTS | 1 | 12 | 9
|
|
EQ | 6 |
|
|
EXP63_.EXP = A<5> & !A<1>
|
|
# UDS & LDS
|
|
# A<4> & !A<1> & !A<3>
|
|
# !A<2> & !A<1> & AUTO_CONFIG_Z2_DONE<0>
|
|
# !A<4> & !A<1> & AUTO_CONFIG_Z2_DONE<0> &
|
|
AUTO_CONFIG_Z2_DONE<1>
|
|
|
|
MACROCELL | 12 | 11 | EXP64_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 12 | 12
|
|
INPUTS | 7 | A<5> | A<4> | A<2> | UDS | LDS | A<3> | A<1>
|
|
INPUTP | 7 | 91 | 97 | 101 | 155 | 157 | 99 | 107
|
|
EXPORTS | 1 | 12 | 12
|
|
EQ | 5 |
|
|
EXP64_.EXP = A<5> & A<4>
|
|
# A<5> & !A<2>
|
|
# UDS & LDS
|
|
# A<4> & !A<2> & !A<3>
|
|
# A<4> & A<1> & !A<3>
|
|
|
|
MACROCELL | 12 | 14 | EXP65_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 12 | 13
|
|
INPUTS | 4 | FCS | LAN_WR_RST | RESET | LAN_WRL_S
|
|
INPUTMC | 2 | 13 | 1 | 8 | 6
|
|
INPUTP | 2 | 147 | 263
|
|
EXPORTS | 1 | 12 | 13
|
|
EQ | 3 |
|
|
EXP65_.EXP = FCS & LAN_WR_RST
|
|
# !RESET & LAN_WR_RST
|
|
# !FCS & RESET & LAN_WRL_S
|
|
|
|
MACROCELL | 12 | 15 | EXP66_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 12 | 16
|
|
INPUTS | 9 | A<5> | $OpTx$$OpTx$FX_DC$476_INV$1624 | UDS | LDS | A<4> | A<2> | A<3> | A<1> | AUTO_CONFIG_Z2_DONE<0>
|
|
INPUTMC | 2 | 2 | 17 | 5 | 16
|
|
INPUTP | 7 | 91 | 155 | 157 | 97 | 101 | 99 | 107
|
|
EXPORTS | 1 | 12 | 16
|
|
EQ | 5 |
|
|
EXP66_.EXP = A<5> & !$OpTx$$OpTx$FX_DC$476_INV$1624
|
|
# UDS & LDS
|
|
# !A<4> & A<2> & A<3>
|
|
# !A<4> & !A<1> & A<3>
|
|
# A<4> & A<2> & !AUTO_CONFIG_Z2_DONE<0> & !A<3>
|
|
|
|
MACROCELL | 12 | 17 | EXP67_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 12 | 16
|
|
INPUTS | 9 | A<5> | AUTO_CONFIG_Z2_DONE<0> | AUTO_CONFIG_Z2_DONE<1> | $OpTx$$OpTx$FX_DC$476_INV$1624 | A<4> | A<2> | A<3> | A<1> | SHUT_UP_Z2<0>.EXP
|
|
INPUTMC | 4 | 5 | 16 | 5 | 15 | 2 | 17 | 12 | 0
|
|
INPUTP | 5 | 91 | 97 | 101 | 99 | 107
|
|
EXPORTS | 1 | 12 | 16
|
|
IMPORTS | 1 | 12 | 0
|
|
EQ | 10 |
|
|
EXP67_.EXP = !A<5> & AUTO_CONFIG_Z2_DONE<0> &
|
|
AUTO_CONFIG_Z2_DONE<1> & $OpTx$$OpTx$FX_DC$476_INV$1624
|
|
# A<4> & A<2> & !AUTO_CONFIG_Z2_DONE<1> & !A<3>
|
|
# A<4> & !A<2> & A<1> & A<3>
|
|
# A<4> & !A<2> & !A<1> & !A<3>
|
|
# A<4> & A<1> & AUTO_CONFIG_Z2_DONE<0> &
|
|
AUTO_CONFIG_Z2_DONE<1> & !A<3>
|
|
;Imported pterms FB13_1
|
|
# A<2> & A<1> & AUTO_CONFIG_Z2_DONE<0> &
|
|
!AUTO_CONFIG_Z2_DONE<1> & !A<3>
|
|
|
|
MACROCELL | 14 | 17 | EXP68_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 14 | 0
|
|
INPUTS | 8 | D<9>.PIN | UDS | DQ_SWAP | LAN_SM_FSM_FFd13 | LDS | D<1>.PIN | A<17>.PIN | A<9>.PIN
|
|
INPUTMC | 2 | 8 | 14 | 8 | 2
|
|
INPUTP | 6 | 73 | 155 | 157 | 30 | 172 | 108
|
|
EXPORTS | 1 | 14 | 0
|
|
EQ | 7 |
|
|
EXP68_.EXP = D<9>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<9>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<1>.PIN
|
|
# UDS & LDS & A<17>.PIN & DQ_SWAP &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & !DQ_SWAP & A<9>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 15 | 3 | EXP69_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 15 | 4
|
|
INPUTS | 8 | D<10>.PIN | UDS | DQ_SWAP | LAN_SM_FSM_FFd13 | LDS | D<2>.PIN | A<18>.PIN | A<10>.PIN
|
|
INPUTMC | 2 | 8 | 14 | 8 | 2
|
|
INPUTP | 6 | 74 | 155 | 157 | 71 | 171 | 112
|
|
EXPORTS | 1 | 15 | 4
|
|
EQ | 7 |
|
|
EXP69_.EXP = D<10>.PIN & !UDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# D<10>.PIN & !LDS & DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 & D<2>.PIN
|
|
# UDS & LDS & DQ_SWAP & LAN_SM_FSM_FFd13 &
|
|
A<18>.PIN
|
|
# UDS & LDS & !DQ_SWAP & A<10>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
|
|
MACROCELL | 15 | 17 | EXP70_
|
|
ATTRIBUTES | 2048 | 0
|
|
OUTPUTMC | 1 | 15 | 0
|
|
INPUTS | 8 | D<10>.PIN | LDS | DQ_SWAP | LAN_SM_FSM_FFd13 | UDS | D<2>.PIN | A<10>.PIN | A<18>.PIN
|
|
INPUTMC | 2 | 8 | 14 | 8 | 2
|
|
INPUTP | 6 | 74 | 157 | 155 | 71 | 112 | 171
|
|
EXPORTS | 1 | 15 | 0
|
|
EQ | 7 |
|
|
EXP70_.EXP = D<10>.PIN & !LDS & !DQ_SWAP & LAN_SM_FSM_FFd13
|
|
# !UDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<2>.PIN
|
|
# !LDS & DQ_SWAP & LAN_SM_FSM_FFd13 & D<2>.PIN
|
|
# UDS & LDS & DQ_SWAP & A<10>.PIN &
|
|
LAN_SM_FSM_FFd13
|
|
# UDS & LDS & !DQ_SWAP & LAN_SM_FSM_FFd13 &
|
|
A<18>.PIN
|
|
|
|
PIN | Z3 | 64 | 0 | N/A | 151 | 4 | 8 | 14 | 8 | 1 | 8 | 13 | 8 | 15
|
|
PIN | CLK_EXT | 4096 | 0 | N/A | 57 | 82 | 8 | 10 | 15 | 5 | 15 | 2 | 15 | 1 | 14 | 16 | 14 | 14 | 14 | 13 | 8 | 13 | 8 | 16 | 10 | 2 | 10 | 4 | 10 | 9 | 10 | 10 | 12 | 7 | 15 | 10 | 15 | 7 | 5 | 10 | 15 | 16 | 15 | 6 | 15 | 8 | 10 | 14 | 10 | 12 | 10 | 8 | 10 | 7 | 15 | 11 | 15 | 12 | 15 | 13 | 15 | 14 | 10 | 6 | 10 | 5 | 10 | 3 | 10 | 1 | 15 | 15 | 8 | 8 | 14 | 1 | 11 | 3 | 8 | 11 | 7 | 16 | 14 | 15 | 8 | 3 | 8 | 9 | 14 | 10 | 8 | 17 | 14 | 4 | 8 | 15 | 13 | 9 | 13 | 8 | 13 | 7 | 5 | 0 | 13 | 4 | 7 | 0 | 15 | 0 | 11 | 0 | 7 | 6 | 14 | 2 | 7 | 8 | 11 | 17 | 14 | 0 | 15 | 4 | 11 | 15 | 7 | 11 | 14 | 12 | 7 | 13 | 11 | 13 | 7 | 15 | 14 | 9 | 5 | 3 | 13 | 6 | 13 | 5 | 13 | 3 | 13 | 1 | 13 | 12 | 13 | 11 | 11 | 5 | 5 | 6 | 14 | 8 | 10 | 15 | 8 | 7 | 8 | 6 | 10 | 17 | 8 | 2 | 13 | 0
|
|
PIN | RW | 64 | 0 | N/A | 158 | 141 | 8 | 10 | 15 | 5 | 15 | 2 | 15 | 1 | 14 | 16 | 14 | 14 | 14 | 13 | 8 | 13 | 8 | 16 | 10 | 2 | 10 | 4 | 10 | 9 | 10 | 10 | 12 | 7 | 15 | 10 | 15 | 7 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 17 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 0 | 2 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 9 | 15 | 11 | 9 | 9 | 1 | 7 | 4 | 1 | 0 | 11 | 11 | 3 | 1 | 4 | 13 | 4 | 14 | 4 | 16 | 6 | 2 | 6 | 4 | 6 | 11 | 1 | 14 | 4 | 9 | 1 | 11 | 0 | 5 | 0 | 4 | 1 | 9 | 1 | 13 | 1 | 16 | 4 | 11 | 9 | 2 | 7 | 1 | 11 | 7 | 7 | 0 | 11 | 4 | 9 | 3 | 9 | 4 | 9 | 6 | 9 | 9 | 9 | 10 | 11 | 2 | 7 | 16 | 14 | 10 | 14 | 4 | 8 | 12 | 12 | 0 | 0 | 0 | 3 | 0 | 14 | 5 | 5 | 11 | 14 | 3 | 11 | 5 | 11 | 10 | 14 | 6 | 14 | 7 | 1 | 15 | 0 | 6 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 14 | 0 | 16 | 1 | 1 | 1 | 4 | 1 | 5 | 1 | 7 | 1 | 10 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 11 | 3 | 13 | 4 | 8 | 4 | 10 | 4 | 12 | 4 | 15 | 6 | 1 | 6 | 5 | 6 | 6 | 6 | 10 | 6 | 13 | 7 | 2 | 7 | 3 | 9 | 0 | 9 | 5 | 9 | 7 | 9 | 8 | 9 | 11 | 9 | 12 | 9 | 13 | 9 | 14 | 9 | 16 | 9 | 17 | 11 | 3 | 11 | 6 | 11 | 8
|
|
PIN | FCS | 64 | 0 | N/A | 147 | 101 | 8 | 10 | 15 | 5 | 15 | 2 | 15 | 1 | 14 | 16 | 14 | 14 | 14 | 13 | 8 | 13 | 8 | 16 | 10 | 2 | 10 | 4 | 10 | 9 | 10 | 10 | 12 | 7 | 15 | 10 | 15 | 7 | 9 | 15 | 11 | 8 | 9 | 1 | 7 | 3 | 1 | 0 | 11 | 10 | 3 | 1 | 4 | 12 | 4 | 14 | 4 | 16 | 6 | 1 | 6 | 4 | 6 | 11 | 1 | 14 | 4 | 9 | 1 | 10 | 0 | 5 | 0 | 4 | 1 | 9 | 1 | 13 | 1 | 12 | 4 | 11 | 9 | 2 | 7 | 1 | 11 | 7 | 7 | 0 | 11 | 4 | 9 | 3 | 9 | 4 | 9 | 6 | 9 | 9 | 9 | 10 | 8 | 14 | 2 | 16 | 8 | 1 | 5 | 8 | 8 | 5 | 8 | 4 | 2 | 15 | 2 | 12 | 2 | 11 | 2 | 10 | 2 | 9 | 2 | 8 | 2 | 7 | 13 | 17 | 13 | 16 | 13 | 15 | 11 | 5 | 7 | 4 | 11 | 9 | 7 | 9 | 13 | 13 | 14 | 11 | 13 | 2 | 11 | 2 | 1 | 15 | 0 | 2 | 0 | 3 | 0 | 6 | 1 | 1 | 1 | 8 | 1 | 16 | 1 | 17 | 3 | 2 | 4 | 8 | 4 | 10 | 4 | 13 | 4 | 15 | 6 | 5 | 6 | 10 | 7 | 2 | 9 | 0 | 9 | 5 | 9 | 7 | 9 | 8 | 9 | 11 | 9 | 12 | 9 | 13 | 9 | 14 | 9 | 16 | 9 | 17 | 11 | 3 | 11 | 6 | 12 | 14
|
|
PIN | RESET | 64 | 0 | N/A | 263 | 135 | 5 | 16 | 5 | 15 | 5 | 14 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 3 | 3 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 0 | 6 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 13 | 6 | 3 | 0 | 1 | 6 | 0 | 5 | 10 | 9 | 16 | 11 | 9 | 9 | 1 | 9 | 0 | 1 | 0 | 11 | 11 | 9 | 2 | 7 | 1 | 11 | 7 | 7 | 2 | 11 | 4 | 9 | 3 | 9 | 4 | 9 | 7 | 9 | 9 | 9 | 10 | 8 | 14 | 4 | 17 | 2 | 16 | 8 | 1 | 5 | 12 | 13 | 9 | 13 | 8 | 13 | 7 | 5 | 0 | 13 | 4 | 8 | 12 | 5 | 3 | 13 | 6 | 13 | 5 | 13 | 3 | 13 | 1 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 12 | 12 | 16 | 12 | 9 | 12 | 6 | 14 | 5 | 5 | 11 | 14 | 3 | 5 | 8 | 8 | 5 | 8 | 4 | 2 | 15 | 2 | 12 | 2 | 11 | 2 | 10 | 2 | 9 | 2 | 8 | 2 | 7 | 13 | 17 | 13 | 16 | 13 | 15 | 13 | 12 | 13 | 11 | 11 | 5 | 5 | 6 | 3 | 11 | 1 | 1 | 3 | 13 | 13 | 0 | 3 | 5 | 5 | 5 | 5 | 7 | 5 | 2 | 5 | 4 | 3 | 4 | 3 | 7 | 1 | 4 | 1 | 2 | 5 | 9 | 5 | 13 | 7 | 7 | 7 | 4 | 11 | 10 | 7 | 9 | 4 | 1 | 11 | 2 | 1 | 15 | 7 | 0 | 7 | 3 | 9 | 5 | 9 | 6 | 9 | 8 | 9 | 11 | 9 | 12 | 9 | 13 | 9 | 14 | 9 | 15 | 9 | 17 | 11 | 3 | 11 | 6 | 11 | 8 | 12 | 14
|
|
PIN | BERR | 64 | 0 | N/A | 176 | 2 | 11 | 5 | 11 | 2
|
|
PIN | A<5> | 64 | 0 | N/A | 91 | 67 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 11 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 0 | 2 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 11 | 12 | 15 | 12 | 8 | 12 | 6 | 2 | 12 | 3 | 13 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 14 | 0 | 16 | 1 | 4 | 1 | 5 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 11 | 6 | 2 | 6 | 6 | 6 | 13 | 12 | 4 | 12 | 5 | 12 | 7 | 12 | 10 | 12 | 13 | 12 | 17
|
|
PIN | A<4> | 64 | 0 | N/A | 97 | 68 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 11 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 0 | 2 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 11 | 12 | 15 | 12 | 8 | 12 | 6 | 2 | 15 | 1 | 1 | 2 | 16 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 14 | 0 | 16 | 1 | 4 | 1 | 5 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 11 | 3 | 13 | 6 | 2 | 6 | 6 | 6 | 13 | 12 | 4 | 12 | 7 | 12 | 10 | 12 | 13 | 12 | 17
|
|
PIN | A<2> | 64 | 0 | N/A | 101 | 66 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 11 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 0 | 2 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 11 | 12 | 15 | 12 | 8 | 12 | 6 | 13 | 16 | 3 | 11 | 2 | 16 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 14 | 0 | 16 | 1 | 4 | 1 | 5 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 13 | 6 | 2 | 6 | 6 | 6 | 13 | 6 | 17 | 12 | 4 | 12 | 5 | 12 | 7 | 12 | 10 | 12 | 13 | 12 | 17
|
|
PIN | A<1> | 64 | 0 | N/A | 107 | 67 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 11 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 0 | 2 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 11 | 12 | 15 | 12 | 8 | 12 | 6 | 2 | 16 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 14 | 0 | 16 | 1 | 4 | 1 | 5 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 11 | 3 | 13 | 6 | 2 | 6 | 6 | 6 | 13 | 12 | 4 | 12 | 5 | 12 | 7 | 12 | 10 | 12 | 13 | 12 | 17
|
|
PIN | AS | 64 | 0 | N/A | 152 | 102 | 5 | 16 | 5 | 15 | 5 | 14 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 2 | 2 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 1 | 15 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 3 | 1 | 4 | 12 | 4 | 14 | 4 | 16 | 6 | 2 | 6 | 4 | 6 | 11 | 1 | 14 | 4 | 9 | 1 | 10 | 0 | 2 | 0 | 4 | 1 | 9 | 1 | 13 | 1 | 11 | 4 | 11 | 4 | 17 | 5 | 12 | 8 | 12 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 12 | 12 | 16 | 12 | 9 | 12 | 6 | 14 | 5 | 5 | 11 | 14 | 3 | 4 | 4 | 14 | 6 | 14 | 7 | 12 | 1 | 10 | 16 | 0 | 16 | 1 | 17 | 13 | 13 | 4 | 1 | 0 | 6 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 14 | 1 | 4 | 1 | 5 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 11 | 3 | 13 | 4 | 8 | 4 | 10 | 4 | 13 | 4 | 15 | 6 | 1 | 6 | 5 | 6 | 6 | 6 | 10 | 6 | 13 | 12 | 4 | 12 | 5
|
|
PIN | A<3> | 64 | 0 | N/A | 99 | 65 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 11 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 0 | 2 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 11 | 12 | 15 | 12 | 8 | 12 | 5 | 13 | 15 | 3 | 5 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 14 | 0 | 16 | 1 | 4 | 1 | 5 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 7 | 3 | 11 | 3 | 13 | 6 | 2 | 6 | 6 | 6 | 13 | 12 | 4 | 12 | 10 | 12 | 13 | 12 | 17
|
|
PIN | A<6> | 64 | 0 | N/A | 98 | 63 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 11 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 0 | 2 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 12 | 12 | 16 | 12 | 9 | 12 | 6 | 2 | 11 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 14 | 0 | 16 | 1 | 4 | 1 | 5 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 11 | 3 | 13 | 6 | 2 | 6 | 6 | 6 | 13 | 12 | 4 | 12 | 5
|
|
PIN | UDS | 64 | 0 | N/A | 155 | 118 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 14 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 12 | 1 | 8 | 1 | 6 | 1 | 3 | 3 | 8 | 3 | 6 | 1 | 11 | 3 | 2 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 14 | 6 | 9 | 0 | 2 | 0 | 3 | 6 | 8 | 6 | 7 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 9 | 15 | 11 | 8 | 9 | 0 | 7 | 17 | 1 | 0 | 11 | 10 | 7 | 14 | 7 | 1 | 11 | 6 | 7 | 0 | 11 | 4 | 9 | 3 | 9 | 4 | 9 | 6 | 9 | 8 | 9 | 10 | 11 | 1 | 7 | 16 | 14 | 10 | 14 | 4 | 6 | 13 | 15 | 0 | 11 | 0 | 7 | 6 | 14 | 2 | 7 | 8 | 11 | 16 | 14 | 0 | 15 | 4 | 11 | 14 | 7 | 11 | 14 | 12 | 7 | 13 | 11 | 12 | 7 | 15 | 14 | 9 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 11 | 12 | 15 | 12 | 5 | 12 | 6 | 11 | 5 | 8 | 6 | 10 | 17 | 14 | 6 | 14 | 7 | 11 | 2 | 1 | 15 | 0 | 7 | 1 | 1 | 1 | 7 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 7 | 3 | 13 | 6 | 6 | 7 | 3 | 7 | 5 | 7 | 7 | 7 | 9 | 7 | 10 | 7 | 12 | 9 | 5 | 9 | 11 | 9 | 12 | 9 | 17 | 11 | 3 | 11 | 11 | 11 | 13 | 11 | 15 | 12 | 4 | 12 | 10 | 14 | 1 | 14 | 3 | 14 | 8 | 14 | 11 | 14 | 13 | 14 | 17 | 15 | 3 | 15 | 17
|
|
PIN | LDS | 64 | 0 | N/A | 157 | 116 | 12 | 3 | 12 | 2 | 6 | 17 | 3 | 17 | 3 | 16 | 3 | 15 | 0 | 17 | 3 | 13 | 3 | 12 | 3 | 10 | 3 | 9 | 1 | 11 | 1 | 7 | 1 | 6 | 1 | 3 | 3 | 7 | 3 | 6 | 1 | 4 | 1 | 16 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 | 6 | 16 | 6 | 15 | 6 | 13 | 6 | 9 | 0 | 2 | 0 | 3 | 6 | 8 | 6 | 6 | 6 | 12 | 6 | 3 | 0 | 1 | 6 | 0 | 9 | 15 | 11 | 8 | 9 | 0 | 7 | 17 | 1 | 0 | 11 | 10 | 7 | 9 | 7 | 1 | 11 | 6 | 6 | 7 | 11 | 4 | 9 | 3 | 9 | 4 | 9 | 6 | 9 | 8 | 9 | 10 | 11 | 1 | 7 | 16 | 14 | 10 | 14 | 4 | 6 | 14 | 14 | 17 | 9 | 17 | 7 | 5 | 14 | 1 | 7 | 7 | 11 | 16 | 12 | 10 | 15 | 3 | 11 | 14 | 7 | 10 | 14 | 11 | 7 | 12 | 11 | 12 | 7 | 14 | 14 | 8 | 12 | 0 | 0 | 0 | 3 | 0 | 12 | 11 | 12 | 15 | 12 | 5 | 12 | 6 | 8 | 7 | 10 | 17 | 14 | 6 | 14 | 7 | 11 | 2 | 1 | 5 | 0 | 7 | 0 | 9 | 0 | 11 | 0 | 13 | 0 | 14 | 0 | 16 | 1 | 1 | 3 | 3 | 3 | 4 | 3 | 5 | 3 | 8 | 3 | 11 | 3 | 14 | 6 | 2 | 7 | 2 | 7 | 3 | 9 | 5 | 9 | 7 | 9 | 11 | 9 | 12 | 9 | 13 | 9 | 14 | 9 | 16 | 11 | 3 | 11 | 11 | 11 | 13 | 11 | 15 | 11 | 17 | 12 | 4 | 14 | 3 | 14 | 13 | 15 | 17
|
|
PIN | LAN_INT | 64 | 0 | N/A | 201 | 2 | 5 | 10 | 5 | 6
|
|
PIN | DS1 | 64 | 0 | N/A | 148 | 38 | 9 | 15 | 11 | 8 | 9 | 0 | 7 | 4 | 1 | 0 | 11 | 10 | 7 | 3 | 7 | 1 | 11 | 6 | 1 | 16 | 11 | 4 | 9 | 3 | 9 | 4 | 9 | 6 | 9 | 9 | 9 | 10 | 8 | 8 | 8 | 11 | 7 | 16 | 8 | 9 | 11 | 5 | 10 | 15 | 8 | 6 | 10 | 17 | 11 | 2 | 1 | 1 | 7 | 2 | 9 | 5 | 9 | 7 | 9 | 8 | 9 | 11 | 9 | 12 | 9 | 13 | 9 | 14 | 9 | 16 | 9 | 17 | 10 | 16 | 11 | 3
|
|
PIN | DS0 | 64 | 0 | N/A | 170 | 40 | 9 | 15 | 11 | 8 | 9 | 0 | 7 | 4 | 1 | 0 | 11 | 10 | 7 | 3 | 7 | 1 | 11 | 6 | 1 | 16 | 11 | 4 | 9 | 3 | 9 | 4 | 9 | 6 | 9 | 9 | 9 | 10 | 8 | 8 | 8 | 11 | 7 | 16 | 8 | 9 | 10 | 15 | 8 | 7 | 10 | 17 | 11 | 2 | 1 | 1 | 7 | 2 | 9 | 2 | 9 | 5 | 9 | 7 | 9 | 8 | 9 | 11 | 9 | 12 | 9 | 13 | 9 | 14 | 9 | 16 | 9 | 17 | 10 | 16 | 11 | 5 | 11 | 7 | 11 | 9
|
|
PIN | CFIN | 64 | 0 | N/A | 190 | 1 | 4 | 17
|
|
PIN | A<7> | 64 | 0 | N/A | 100 | 1 | 2 | 10
|
|
PIN | AUTOBOOT_OFF | 64 | 0 | N/A | 142 | 1 | 4 | 4
|
|
PIN | C1 | 64 | 0 | N/A | 188 | 1 | 2 | 2
|
|
PIN | C3 | 64 | 0 | N/A | 187 | 1 | 2 | 2
|
|
PIN | CP_IRQ | 64 | 0 | N/A | 59 | 1 | 10 | 11
|
|
PIN | A_LAN<2> | 536871040 | 0 | N/A | 12
|
|
PIN | A_LAN<4> | 536871040 | 0 | N/A | 20
|
|
PIN | A_LAN<5> | 536871040 | 0 | N/A | 13
|
|
PIN | ROM_OE | 536871040 | 0 | N/A | 65
|
|
PIN | A_LAN<0> | 536871040 | 0 | N/A | 7
|
|
PIN | A_LAN<10> | 536871040 | 0 | N/A | 255
|
|
PIN | A_LAN<11> | 536871040 | 0 | N/A | 256
|
|
PIN | A_LAN<12> | 536871040 | 0 | N/A | 253
|
|
PIN | A_LAN<13> | 536871040 | 0 | N/A | 254
|
|
PIN | A_LAN<1> | 536871040 | 0 | N/A | 6
|
|
PIN | A_LAN<3> | 536871040 | 0 | N/A | 8
|
|
PIN | A_LAN<6> | 536871040 | 0 | N/A | 22
|
|
PIN | A_LAN<7> | 536871040 | 0 | N/A | 21
|
|
PIN | A_LAN<8> | 536871040 | 0 | N/A | 258
|
|
PIN | A_LAN<9> | 536871040 | 0 | N/A | 262
|
|
PIN | CP_RD | 536871040 | 0 | N/A | 132
|
|
PIN | CP_WE | 536871040 | 0 | N/A | 131
|
|
PIN | IDE_R | 536871040 | 0 | N/A | 46
|
|
PIN | IDE_W | 536871040 | 0 | N/A | 47
|
|
PIN | LAN_CS | 536871040 | 0 | N/A | 240
|
|
PIN | LAN_WRH | 536871040 | 0 | N/A | 237
|
|
PIN | LAN_WRL | 536871040 | 0 | N/A | 145
|
|
PIN | LAN_RD | 536871040 | 0 | N/A | 242
|
|
PIN | SLAVE | 536871040 | 0 | N/A | 193
|
|
PIN | DTACK | 536871040 | 0 | N/A | 160
|
|
PIN | OVR | 536871040 | 0 | N/A | 185
|
|
PIN | INT6_OUT | 536871040 | 0 | N/A | 127
|
|
PIN | INT2_OUT | 536871040 | 0 | N/A | 60
|
|
PIN | CFOUT | 536871040 | 0 | N/A | 191
|
|
PIN | CP_CS | 536871040 | 0 | N/A | 63
|
|
PIN | IDE_A<0> | 536871040 | 0 | N/A | 43
|
|
PIN | IDE_A<1> | 536871040 | 0 | N/A | 45
|
|
PIN | IDE_A<2> | 536871040 | 0 | N/A | 44
|
|
PIN | IDE_CS<0> | 536871040 | 0 | N/A | 39
|
|
PIN | IDE_CS<1> | 536871040 | 0 | N/A | 41
|
|
PIN | OWN | 536871040 | 0 | N/A | 195
|
|
PIN | MTACK | 536871040 | 0 | N/A | 174
|
|
PIN | LAN_CFG<4> | 536871040 | 0 | N/A | 199
|
|
PIN | LAN_CFG<3> | 536871040 | 0 | N/A | 24
|
|
PIN | LAN_CFG<2> | 536871040 | 0 | N/A | 251
|
|
PIN | LAN_CFG<1> | 536871040 | 0 | N/A | 23
|
|
PIN | ROM_B<1> | 536871040 | 0 | N/A | 129
|
|
PIN | ROM_B<0> | 536871040 | 0 | N/A | 61
|
|
PIN | A<8> | 536870976 | 0 | N/A | 106 | 5 | 7 | 0 | 7 | 15 | 2 | 9 | 7 | 14 | 7 | 16
|
|
PIN | A<18> | 536870976 | 0 | N/A | 171 | 10 | 4 | 17 | 15 | 0 | 15 | 4 | 4 | 0 | 4 | 5 | 2 | 17 | 4 | 2 | 4 | 4 | 15 | 3 | 15 | 17
|
|
PIN | A<19> | 536870976 | 0 | N/A | 169 | 8 | 4 | 17 | 11 | 0 | 11 | 15 | 2 | 17 | 4 | 4 | 4 | 3 | 11 | 1 | 11 | 14
|
|
PIN | A<20> | 536870976 | 0 | N/A | 167 | 10 | 4 | 17 | 7 | 6 | 7 | 11 | 2 | 17 | 4 | 4 | 2 | 1 | 4 | 2 | 4 | 6 | 7 | 5 | 7 | 10
|
|
PIN | A<21> | 536870976 | 0 | N/A | 163 | 8 | 4 | 17 | 14 | 2 | 14 | 12 | 2 | 1 | 4 | 3 | 4 | 6 | 14 | 3 | 14 | 11
|
|
PIN | A<22> | 536870976 | 0 | N/A | 162 | 8 | 4 | 17 | 5 | 12 | 7 | 8 | 7 | 13 | 4 | 1 | 5 | 17 | 7 | 9 | 7 | 12
|
|
PIN | A<23> | 536870976 | 0 | N/A | 161 | 9 | 4 | 17 | 11 | 17 | 11 | 13 | 11 | 5 | 4 | 0 | 2 | 1 | 4 | 6 | 11 | 12 | 11 | 15
|
|
PIN | A<9> | 536870976 | 0 | N/A | 108 | 6 | 14 | 0 | 14 | 9 | 2 | 8 | 0 | 11 | 14 | 10 | 14 | 17
|
|
PIN | A<10> | 536870976 | 0 | N/A | 112 | 6 | 15 | 0 | 15 | 4 | 2 | 7 | 0 | 14 | 15 | 3 | 15 | 17
|
|
PIN | A<11> | 536870976 | 0 | N/A | 114 | 6 | 11 | 0 | 11 | 15 | 13 | 17 | 0 | 13 | 11 | 1 | 11 | 13
|
|
PIN | A<12> | 536870976 | 0 | N/A | 115 | 6 | 7 | 6 | 7 | 11 | 5 | 8 | 0 | 7 | 7 | 5 | 7 | 10
|
|
PIN | A<13> | 536870976 | 0 | N/A | 123 | 9 | 8 | 14 | 14 | 2 | 14 | 12 | 8 | 5 | 0 | 9 | 8 | 13 | 8 | 15 | 14 | 3 | 14 | 13
|
|
PIN | A<14> | 536870976 | 0 | N/A | 125 | 8 | 8 | 14 | 7 | 8 | 7 | 13 | 8 | 4 | 7 | 9 | 7 | 12 | 8 | 13 | 8 | 15
|
|
PIN | A<15> | 536870976 | 0 | N/A | 139 | 5 | 2 | 16 | 11 | 17 | 11 | 13 | 11 | 11 | 11 | 16
|
|
PIN | A<16> | 536870976 | 0 | N/A | 175 | 8 | 4 | 17 | 7 | 0 | 7 | 15 | 4 | 0 | 4 | 5 | 2 | 0 | 7 | 14 | 7 | 17
|
|
PIN | A<17> | 536870976 | 0 | N/A | 172 | 8 | 4 | 17 | 14 | 0 | 14 | 9 | 2 | 0 | 4 | 5 | 4 | 2 | 14 | 10 | 14 | 17
|
|
PIN | DQ<10> | 536870976 | 0 | N/A | 234 | 4 | 15 | 5 | 8 | 16 | 15 | 8 | 15 | 14
|
|
PIN | DQ<11> | 536870976 | 0 | N/A | 207 | 4 | 15 | 2 | 10 | 2 | 10 | 14 | 10 | 6
|
|
PIN | DQ<1> | 536870976 | 0 | N/A | 216 | 6 | 8 | 12 | 15 | 7 | 15 | 6 | 15 | 13 | 1 | 14 | 4 | 11
|
|
PIN | DQ<4> | 536870976 | 0 | N/A | 225 | 7 | 15 | 1 | 10 | 4 | 10 | 12 | 10 | 5 | 4 | 16 | 0 | 5 | 4 | 15
|
|
PIN | DQ<8> | 536870976 | 0 | N/A | 231 | 4 | 8 | 10 | 15 | 10 | 15 | 16 | 15 | 12
|
|
PIN | DQ<9> | 536870976 | 0 | N/A | 209 | 4 | 8 | 12 | 15 | 7 | 15 | 6 | 15 | 13
|
|
PIN | D<0> | 536870976 | 0 | N/A | 4 | 4 | 9 | 2 | 7 | 14 | 7 | 17 | 9 | 3
|
|
PIN | D<10> | 536870976 | 0 | N/A | 74 | 15 | 3 | 15 | 1 | 6 | 0 | 12 | 15 | 3 | 9 | 15 | 8 | 14 | 3 | 14 | 15 | 0 | 0 | 7 | 0 | 13 | 1 | 5 | 8 | 2 | 8 | 13 | 8 | 15 | 15 | 17
|
|
PIN | D<11> | 536870976 | 0 | N/A | 77 | 15 | 0 | 17 | 1 | 3 | 0 | 10 | 0 | 3 | 11 | 9 | 1 | 4 | 11 | 0 | 11 | 14 | 2 | 6 | 0 | 2 | 0 | 11 | 0 | 16 | 8 | 17 | 11 | 8 | 11 | 17
|
|
PIN | D<12> | 536870976 | 0 | N/A | 78 | 13 | 3 | 14 | 3 | 8 | 0 | 8 | 6 | 8 | 7 | 1 | 7 | 6 | 7 | 10 | 2 | 5 | 0 | 9 | 3 | 7 | 3 | 13 | 6 | 7 | 7 | 5
|
|
PIN | D<13> | 536870976 | 0 | N/A | 80 | 14 | 3 | 12 | 3 | 6 | 6 | 16 | 6 | 7 | 11 | 7 | 14 | 2 | 14 | 11 | 5 | 17 | 3 | 5 | 3 | 11 | 6 | 6 | 6 | 15 | 11 | 6 | 14 | 1
|
|
PIN | D<14> | 536870976 | 0 | N/A | 81 | 12 | 3 | 10 | 3 | 9 | 6 | 15 | 6 | 12 | 7 | 2 | 7 | 8 | 7 | 12 | 3 | 4 | 4 | 7 | 6 | 14 | 7 | 3 | 7 | 7
|
|
PIN | D<15> | 536870976 | 0 | N/A | 89 | 13 | 3 | 9 | 3 | 2 | 6 | 14 | 6 | 3 | 11 | 4 | 11 | 16 | 11 | 12 | 11 | 5 | 2 | 4 | 3 | 3 | 3 | 8 | 6 | 2 | 6 | 13
|
|
PIN | D<1> | 536870976 | 0 | N/A | 30 | 5 | 9 | 1 | 14 | 0 | 14 | 8 | 9 | 0 | 14 | 17
|
|
PIN | D<2> | 536870976 | 0 | N/A | 71 | 4 | 15 | 4 | 9 | 6 | 15 | 3 | 15 | 17
|
|
PIN | D<3> | 536870976 | 0 | N/A | 28 | 3 | 9 | 4 | 11 | 14 | 11 | 1
|
|
PIN | D<4> | 536870976 | 0 | N/A | 38 | 4 | 7 | 10 | 7 | 5 | 7 | 11 | 9 | 17
|
|
PIN | D<5> | 536870976 | 0 | N/A | 37 | 5 | 9 | 7 | 14 | 1 | 14 | 12 | 9 | 8 | 14 | 11
|
|
PIN | D<6> | 536870976 | 0 | N/A | 26 | 5 | 7 | 12 | 7 | 7 | 7 | 13 | 7 | 9 | 9 | 12
|
|
PIN | D<7> | 536870976 | 0 | N/A | 29 | 3 | 9 | 10 | 11 | 16 | 11 | 12
|
|
PIN | D<8> | 536870976 | 0 | N/A | 32 | 16 | 3 | 17 | 1 | 12 | 0 | 15 | 0 | 1 | 1 | 0 | 8 | 14 | 8 | 0 | 3 | 0 | 7 | 15 | 0 | 0 | 0 | 14 | 1 | 11 | 7 | 14 | 7 | 17 | 8 | 13 | 8 | 15
|
|
PIN | D<9> | 536870976 | 0 | N/A | 73 | 17 | 3 | 16 | 1 | 8 | 6 | 9 | 6 | 0 | 11 | 11 | 8 | 14 | 6 | 17 | 11 | 10 | 14 | 9 | 1 | 7 | 3 | 15 | 6 | 8 | 8 | 2 | 8 | 13 | 8 | 15 | 14 | 8 | 14 | 17
|
|
PIN | DQ<0> | 536870976 | 0 | N/A | 217 | 7 | 8 | 10 | 15 | 10 | 15 | 16 | 15 | 12 | 3 | 1 | 1 | 16 | 1 | 17
|
|
PIN | DQ<12> | 536870976 | 0 | N/A | 235 | 4 | 15 | 1 | 10 | 4 | 10 | 12 | 10 | 5
|
|
PIN | DQ<13> | 536870976 | 0 | N/A | 204 | 4 | 14 | 16 | 10 | 9 | 10 | 8 | 10 | 3
|
|
PIN | DQ<14> | 536870976 | 0 | N/A | 236 | 4 | 14 | 14 | 10 | 10 | 10 | 7 | 10 | 1
|
|
PIN | DQ<15> | 536870976 | 0 | N/A | 202 | 4 | 14 | 13 | 12 | 7 | 15 | 11 | 15 | 15
|
|
PIN | DQ<2> | 536870976 | 0 | N/A | 220 | 7 | 15 | 5 | 8 | 16 | 15 | 8 | 15 | 14 | 4 | 13 | 4 | 9 | 4 | 12
|
|
PIN | DQ<3> | 536870976 | 0 | N/A | 219 | 7 | 15 | 2 | 10 | 2 | 10 | 14 | 10 | 6 | 4 | 14 | 1 | 11 | 1 | 10
|
|
PIN | DQ<5> | 536870976 | 0 | N/A | 221 | 7 | 14 | 16 | 10 | 9 | 10 | 8 | 10 | 3 | 6 | 2 | 0 | 4 | 6 | 1
|
|
PIN | DQ<6> | 536870976 | 0 | N/A | 227 | 7 | 6 | 5 | 10 | 10 | 10 | 7 | 10 | 1 | 6 | 4 | 1 | 9 | 14 | 15
|
|
PIN | DQ<7> | 536870976 | 0 | N/A | 226 | 7 | 6 | 10 | 12 | 6 | 15 | 11 | 15 | 15 | 6 | 11 | 1 | 13 | 14 | 14
|