Logic update
- fix LAN port byte swap with byte writes
- swap UDS/LDS mapping to WRL/WRL
- duplicate LAN DQ bytes by re-using ClockPort logic
- issues:
- DQ logic doesn't fit in one Function Block anymore
- some optimization/relaxation might be needed
This commit is contained in:
+1750
-1750
File diff suppressed because it is too large
Load Diff
Reference in New Issue
Block a user