Dominick.Vansevenant/Zorro-LAN-IDE
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
920891080bfde89307a10ad223b67a73094269ad
Zorro-LAN-IDE/Logic/LAN_IDE_V2/LAN_IDE_CP.rpt
T

3454 lines
173 KiB
Plaintext
Raw Blame History

cpldfit: version P.20131013 Xilinx Inc.
Fitter Report
Design Name: LAN_IDE_CP Date: 11-15-2019, 0:25AM
Device Used: XC95288XL-10-TQ144
Fitting Status: Successful
************************* Mapped Resource Summary **************************
Macrocells Product Terms Function Block Registers Pins
Used/Tot Used/Tot Inps Used/Tot Used/Tot Used/Tot
211/288 ( 73%) 1157/1440 ( 80%) 570/864 ( 66%) 136/288 ( 47%) 111/117 ( 95%)
** Function Block Resources **
Function Mcells FB Inps Pterms IO
Block Used/Tot Used/Tot Used/Tot Used/Tot
FB1 15/18 40/54 49/90 8/ 8*
FB2 14/18 45/54 87/90 8/10
FB3 7/18 10/54 12/90 4/ 5
FB4 18/18* 45/54 76/90 6/ 6*
FB5 14/18 45/54 83/90 7/ 8
FB6 10/18 45/54 59/90 8/ 8*
FB7 11/18 45/54 88/90 4/ 4*
FB8 11/18 32/54 88/90 5/ 5*
FB9 17/18 36/54 67/90 9/ 9*
FB10 11/18 31/54 87/90 10/10*
FB11 17/18 28/54 79/90 7/ 7*
FB12 8/18 37/54 88/90 5/ 6
FB13 12/18 37/54 89/90 6/ 6*
FB14 18/18* 28/54 42/90 8/ 8*
FB15 14/18 39/54 88/90 9/ 9*
FB16 14/18 27/54 75/90 7/ 8
----- ----- ----- -----
211/288 570/864 1157/1440 111/117
* - Resource is exhausted
** Global Control Resources **
Signal 'CLK_EXT' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.
** Pin Resources **
Signal Type Required Mapped | Pin Type Used Total
------------------------------------|------------------------------------
Input : 23 23 | I/O : 104 109
Output : 39 39 | GCK/IO : 2 3
Bidirectional : 48 48 | GTS/IO : 4 4
GCK : 1 1 | GSR/IO : 1 1
GTS : 0 0 |
GSR : 0 0 |
---- ----
Total 111 111
** Power Data **
There are 211 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
************************** Errors and Warnings ***************************
WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
use the default filename of 'LAN_IDE_CP.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK_EXT' based upon the LOC
constraint 'P30'. It is recommended that you declare this BUFG explicitedly
in your design. Note that for certain device families the output of a BUFG
constraint can not drive a gated clock, and the BUFG constraint will be
ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'BERR'. The input(s) are unused
after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'IDE_WAIT'. The input(s) are
unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB10,
because too many function block product terms are required. Buffering output
signal DQ<8> to allow all signals assigned to this function block to be
placed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB10,
because too many function block product terms are required. Buffering output
signal DQ<4> to allow all signals assigned to this function block to be
placed.
************************* Summary of Mapped Logic ************************
** 87 Outputs **
Signal Total Total Loc Pin Pin Pin Pwr Slew Reg Init
Name Pts Inps No. Type Use Mode Rate State
D<5> 7 8 FB1_5 20 I/O I/O STD FAST
D<4> 7 8 FB1_6 21 I/O I/O STD FAST
IDE_CS<0> 1 1 FB1_8 22 I/O O STD FAST
IDE_CS<1> 1 1 FB1_10 23 I/O O STD FAST
IDE_A<0> 1 1 FB1_12 24 I/O O STD FAST
IDE_A<2> 1 1 FB1_14 25 I/O O STD FAST
IDE_A<1> 1 1 FB1_15 26 I/O O STD FAST
IDE_R 1 2 FB1_17 27 I/O O STD FAST
A_LAN<4> 2 4 FB2_2 9 I/O O STD FAST
A_LAN<7> 2 4 FB2_3 10 I/O O STD FAST
A_LAN<6> 3 5 FB2_5 11 I/O O STD FAST
D<6> 7 8 FB2_10 14 I/O I/O STD FAST
D<3> 7 8 FB2_12 15 I/O I/O STD FAST
D<7> 7 8 FB2_14 16 I/O I/O STD FAST
D<1> 7 8 FB2_15 17 I/O I/O STD FAST
D<8> 9 10 FB2_17 19 I/O I/O STD FAST
IDE_W 1 2 FB3_2 28 I/O O STD FAST
INT2_OUT 1 2 FB3_14 32 GCK/I/O O STD FAST
D<0> 7 8 FB4_2 2 GTS/I/O I/O STD FAST
A_LAN<1> 2 3 FB4_5 3 GTS/I/O O STD FAST
A_LAN<0> 2 3 FB4_6 4 I/O O STD FAST
A_LAN<3> 3 5 FB4_8 5 GTS/I/O O STD FAST
A_LAN<2> 2 4 FB4_12 6 GTS/I/O O STD FAST
A_LAN<5> 2 4 FB4_14 7 I/O O STD FAST
CP_CS 20 20 FB5_2 34 I/O O STD FAST SET
ROM_OE 1 2 FB5_5 35 I/O O STD FAST
D<2> 7 8 FB5_10 39 I/O I/O STD FAST
D<9> 9 10 FB5_12 40 I/O I/O STD FAST
D<10> 9 10 FB5_14 41 I/O I/O STD FAST
D<11> 9 10 FB5_15 43 I/O I/O STD FAST
D<12> 11 11 FB5_17 44 I/O I/O STD FAST
INT6_OUT 1 1 FB6_2 135 I/O O STD FAST
A_LAN<12> 2 4 FB6_3 136 I/O O STD FAST
A_LAN<13> 2 4 FB6_5 137 I/O O STD FAST
A_LAN<10> 2 4 FB6_6 138 I/O O STD FAST
A_LAN<11> 2 4 FB6_8 139 I/O O STD FAST
A_LAN<8> 2 4 FB6_10 140 I/O O STD FAST
A_LAN<9> 2 4 FB6_14 142 I/O O STD FAST
D<13> 11 11 FB7_3 45 I/O I/O STD FAST
D<14> 11 11 FB7_5 46 I/O I/O STD FAST
Signal Total Total Loc Pin Pin Pin Pwr Slew Reg Init
Name Pts Inps No. Type Use Mode Rate State
D<15> 11 11 FB7_12 48 I/O I/O STD FAST
DQ<12> 9 11 FB8_2 130 I/O I/O STD FAST
DQ<14> 9 11 FB8_3 131 I/O I/O STD FAST
LAN_WRH 3 4 FB8_5 132 I/O O STD FAST
LAN_CS 3 4 FB8_8 133 I/O O STD FAST
LAN_RD 1 3 FB8_10 134 I/O O STD FAST
A<8> 5 10 FB9_11 56 I/O I/O STD FAST RESET
A<9> 5 10 FB9_14 58 I/O I/O STD FAST RESET
A<10> 5 10 FB9_17 59 I/O I/O STD FAST RESET
DQ<1> 10 12 FB10_2 117 I/O I/O STD FAST
DQ<0> 9 11 FB10_3 118 I/O I/O STD FAST
DQ<3> 9 11 FB10_5 119 I/O I/O STD FAST
DQ<2> 9 11 FB10_6 120 I/O I/O STD FAST
DQ<5> 9 11 FB10_8 121 I/O I/O STD FAST
DQ<4> 2 2 FB10_10 124 I/O I/O STD FAST
DQ<7> 9 11 FB10_11 125 I/O I/O STD FAST
DQ<6> 9 11 FB10_12 126 I/O I/O STD FAST
DQ<8> 2 2 FB10_14 128 I/O I/O STD FAST
DQ<10> 10 12 FB10_17 129 I/O I/O STD FAST
A<11> 5 10 FB11_3 60 I/O I/O STD FAST RESET
A<12> 5 10 FB11_5 61 I/O I/O STD FAST RESET
A<13> 5 10 FB11_10 64 I/O I/O STD FAST RESET
A<14> 5 10 FB11_11 66 I/O I/O STD FAST RESET
ROM_B<0> 0 0 FB11_12 68 I/O O STD FAST
ROM_B<1> 0 0 FB11_14 69 I/O O STD FAST
CP_WE 1 3 FB11_17 70 I/O O STD FAST
DQ<15> 9 11 FB12_5 112 I/O I/O STD FAST
DQ<13> 9 11 FB12_8 113 I/O I/O STD FAST
DQ<11> 10 12 FB12_10 115 I/O I/O STD FAST
DQ<9> 10 12 FB12_12 116 I/O I/O STD FAST
CP_RD 1 2 FB13_2 71 I/O O STD FAST
A<15> 5 10 FB13_8 74 I/O I/O STD FAST RESET
LAN_WRL 3 4 FB13_14 76 I/O O STD FAST
OVR 1 2 FB14_3 100 I/O O STD FAST
CFOUT 1 3 FB14_11 105 I/O O STD FAST
SLAVE 4 6 FB14_14 106 I/O O STD FAST
OWN 0 0 FB14_15 107 I/O O STD FAST
DTACK 1 2 FB15_12 85 I/O O STD FAST
A<23> 5 10 FB15_14 86 I/O I/O STD FAST RESET
A<22> 5 10 FB15_15 87 I/O I/O STD FAST RESET
Signal Total Total Loc Pin Pin Pin Pwr Slew Reg Init
Name Pts Inps No. Type Use Mode Rate State
A<21> 5 10 FB15_17 88 I/O I/O STD FAST RESET
A<20> 5 10 FB16_2 91 I/O I/O STD FAST RESET
A<19> 5 10 FB16_3 92 I/O I/O STD FAST RESET
A<18> 5 10 FB16_6 94 I/O I/O STD FAST RESET
A<17> 5 10 FB16_8 95 I/O I/O STD FAST RESET
MTACK 0 0 FB16_10 96 I/O O STD FAST
A<16> 5 10 FB16_11 97 I/O I/O STD FAST RESET
** 124 Buried Nodes **
Signal Total Total Loc Pwr Reg Init
Name Pts Inps Mode State
SHUT_UP_Z2<1> 3 15 FB1_4 STD SET
AUTO_CONFIG_Z2_DONE_CYCLE<2> 3 15 FB1_7 STD RESET
AUTO_CONFIG_Z2_DONE<1> 3 4 FB1_9 STD RESET
LAN_BASEADR<9> 5 15 FB1_11 STD RESET
LAN_BASEADR<8> 5 15 FB1_13 STD RESET
LAN_BASEADR<15> 5 15 FB1_16 STD RESET
LAN_BASEADR<13> 5 15 FB1_18 STD RESET
D_Z2_OUT<1> 18 13 FB2_1 STD SET
IDE_BASEADR<4> 5 17 FB2_4 STD RESET
IDE_BASEADR<3> 5 17 FB2_6 STD RESET
IDE_BASEADR<2> 5 17 FB2_7 STD RESET
IDE_BASEADR<1> 5 17 FB2_8 STD RESET
IDE_BASEADR<0> 5 17 FB2_11 STD RESET
LAN_D_INIT<8> 2 2 FB3_13 STD RESET
LAN_D_INIT<1> 2 2 FB3_15 STD RESET
LAN_A_INIT<6> 2 2 FB3_16 STD SET
CP_WE_S/CP_WE_S_CLKF 2 2 FB3_17 STD
CP_WE_QUIRK 2 2 FB3_18 STD RESET
SHUT_UP_Z2<2> 3 16 FB4_1 STD SET
LAN_BASEADR<14> 5 15 FB4_3 STD RESET
LAN_BASEADR<12> 5 15 FB4_4 STD RESET
LAN_BASEADR<11> 5 15 FB4_7 STD RESET
LAN_BASEADR<10> 5 15 FB4_9 STD RESET
IDE_BASEADR<7> 5 17 FB4_10 STD RESET
CP_BASEADR<7> 5 16 FB4_11 STD RESET
CP_BASEADR<6> 5 16 FB4_13 STD RESET
CP_BASEADR<4> 5 16 FB4_15 STD RESET
CP_BASEADR<3> 5 16 FB4_16 STD RESET
CP_BASEADR<2> 5 16 FB4_17 STD RESET
CP_BASEADR<1> 5 16 FB4_18 STD RESET
LAN_A_INIT<3> 1 1 FB5_1 STD SET
IDE_W_S 2 3 FB5_6 STD RESET
IDE_ENABLE 2 3 FB5_7 STD RESET
AS_D1 2 2 FB5_8 STD RESET
AS_D0 2 2 FB5_9 STD RESET
D_8_IOBUFE/D_8_IOBUFE_TRST 4 7 FB5_11 STD
AUTOCONFIG_Z2_ACCESS 4 15 FB5_13 STD RESET
DQ_DATA<3> 13 13 FB6_13 STD RESET
DQ_DATA<11> 13 13 FB6_16 STD RESET
IDE_ACCESS 20 20 FB6_18 STD RESET
Signal Total Total Loc Pwr Reg Init
Name Pts Inps Mode State
DQ_9_IOBUFE/DQ_9_IOBUFE_TRST 7 11 FB7_6 STD
CP_BASEADR<0> 5 16 FB7_7 STD RESET
CP_BASEADR<5> 5 16 FB7_8 STD RESET
IDE_BASEADR<5> 5 17 FB7_9 STD RESET
IDE_BASEADR<6> 5 17 FB7_10 STD RESET
LAN_SM_RST 4 8 FB7_13 STD RESET
D_Z2_OUT<2> 15 13 FB7_15 STD SET
DQ<8>_BUFR 9 11 FB7_18 STD
DQ_DATA<12> 13 13 FB8_1 STD RESET
LAN_SM_FSM_FFd4 8 11 FB8_7 STD RESET
DQ_DATA<6> 13 13 FB8_9 STD RESET
LAN_WRH_S 3 7 FB8_11 STD RESET
DQ_DATA<14> 13 13 FB8_12 STD RESET
DQ_DATA<4> 13 13 FB8_14 STD RESET
AUTO_CONFIG_Z2_DONE<0> 3 4 FB9_1 STD RESET
D_Z2_OUT<3> 13 13 FB9_3 STD SET
AUTO_CONFIG_Z2_DONE_CYCLE<0> 3 13 FB9_4 STD RESET
INT_VECTOR_CYCLE 3 5 FB9_5 STD RESET
Z3_ADR<10> 3 5 FB9_6 STD RESET
Z3_ADR<13> 3 5 FB9_7 STD RESET
Z3_ADR<2> 3 5 FB9_8 STD RESET
Z3_ADR<3> 3 5 FB9_9 STD RESET
Z3_ADR<4> 3 5 FB9_10 STD RESET
Z3_ADR<5> 3 5 FB9_12 STD RESET
Z3_ADR<6> 3 5 FB9_13 STD RESET
Z3_ADR<7> 3 5 FB9_15 STD RESET
Z3_ADR_0 3 5 FB9_16 STD RESET
Z3_ADR_1 3 5 FB9_18 STD RESET
DQ<4>_BUFR 9 11 FB10_1 STD
Z3_DATA<30> 4 8 FB11_1 STD RESET
Z3_DATA<29> 4 8 FB11_2 STD RESET
Z3_DATA<28> 4 8 FB11_4 STD RESET
Z3_DATA<27> 4 8 FB11_6 STD RESET
Z3_DATA<22> 4 8 FB11_7 STD RESET
Z3_DATA<21> 4 8 FB11_8 STD RESET
Z3_DATA<20> 4 8 FB11_9 STD RESET
Z3_DATA<19> 4 8 FB11_13 STD RESET
DQ_DATA<8> 13 13 FB11_16 STD RESET
DQ_DATA<0> 13 13 FB11_18 STD RESET
LAN_ACCESS 21 22 FB12_3 STD RESET
Signal Total Total Loc Pwr Reg Init
Name Pts Inps Mode State
Z3_ADR<11> 3 5 FB12_7 STD RESET
Z3_ADR<12> 3 5 FB12_9 STD RESET
DQ_SWAP 23 24 FB12_16 STD RESET
Z3_DATA<31> 4 8 FB13_3 STD RESET
Z3_DATA<23> 4 8 FB13_4 STD RESET
LAN_INT_ENABLE 4 11 FB13_5 STD RESET
DQ_DATA<7> 13 13 FB13_7 STD RESET
DQ_DATA<5> 13 13 FB13_11 STD RESET
DQ_DATA<1> 13 13 FB13_12 STD RESET
DQ_DATA<13> 13 13 FB13_16 STD RESET
LAN_WRL_S 3 7 FB13_17 STD RESET
DQ_DATA<15> 13 13 FB13_18 STD RESET
ROM_OE_S 2 4 FB14_1 STD RESET
LAN_WR_RST 2 3 FB14_2 STD RESET
LAN_RST_SM_FSM_FFd1 2 4 FB14_4 STD RESET
LAN_IRQ_D0 2 2 FB14_5 STD RESET
LAN_CS_RST 2 3 FB14_6 STD RESET
IDE_R_S 2 4 FB14_7 STD RESET
Z3_ADR<9> 3 5 FB14_8 STD RESET
Z3_ADR<8> 3 5 FB14_9 STD RESET
LAN_RST_SM_FSM_FFd3 3 3 FB14_10 STD RESET
LAN_RST_SM_FSM_FFd2 3 4 FB14_12 STD RESET
LAN_IRQ_OUT 3 4 FB14_13 STD RESET
CP_WE_S 3 5 FB14_16 STD RESET
CP_RD_S 3 5 FB14_17 STD RESET
AUTO_CONFIG_Z2_DONE<2> 3 5 FB14_18 STD RESET
SHUT_UP_Z2<0> 3 14 FB15_3 STD SET
AUTO_CONFIG_Z2_DONE_CYCLE<1> 3 14 FB15_4 STD RESET
LAN_SM_FSM_FFd1 5 7 FB15_5 STD RESET
LAN_RD_S 5 7 FB15_6 STD RESET
LAN_SM_FSM_FFd3 6 6 FB15_7 STD RESET
LAN_READY 7 7 FB15_9 STD RESET
DQ_DATA<9> 13 13 FB15_10 STD RESET
Z3_A_LOW 10 9 FB15_13 STD RESET
LAN_SM_FSM_FFd2 6 7 FB15_16 STD RESET
D_Z2_OUT<0> 14 13 FB15_18 STD SET
Z3_DATA<26> 4 8 FB16_5 STD RESET
Z3_DATA<25> 4 8 FB16_7 STD RESET
Z3_DATA<24> 4 8 FB16_9 STD RESET
Z3_DATA<18> 4 8 FB16_12 STD RESET
Signal Total Total Loc Pwr Reg Init
Name Pts Inps Mode State
Z3_DATA<17> 4 8 FB16_13 STD RESET
Z3_DATA<16> 4 8 FB16_14 STD RESET
DQ_DATA<10> 13 13 FB16_16 STD RESET
DQ_DATA<2> 13 13 FB16_17 STD RESET
** 24 Inputs **
Signal Loc Pin Pin Pin
Name No. Type Use
CLK_EXT FB3_10 30 GCK/I/O GCK
CP_IRQ FB3_12 31 I/O I
RESET FB6_15 143 GSR/I/O I
A<5> FB7_15 49 I/O I
A<4> FB9_2 50 I/O I
A<6> FB9_3 51 I/O I
A<3> FB9_5 52 I/O I
A<7> FB9_6 53 I/O I
A<2> FB9_8 54 I/O I
A<1> FB9_12 57 I/O I
LAN_INT FB12_3 111 I/O I
AUTOBOOT_OFF FB13_11 75 I/O I
FCS FB13_15 77 I/O I
DS1 FB13_17 78 I/O I
MTCR FB14_5 101 I/O I
C3 FB14_6 102 I/O I
C1 FB14_8 103 I/O I
CFIN FB14_10 104 I/O I
Z3 FB15_2 79 I/O I
AS FB15_3 80 I/O I
UDS FB15_8 81 I/O I
LDS FB15_10 82 I/O I
RW FB15_11 83 I/O I
DS0 FB16_5 93 I/O I
Legend:
Pin No. - ~ - User Assigned
************************** Function Block Details ************************
Legend:
Total Pt - Total product terms used by the macrocell signal
Imp Pt - Product terms imported from other macrocells
Exp Pt - Product terms exported to other macrocells
in direction shown
Unused Pt - Unused local product terms remaining in macrocell
Loc - Location where logic was mapped in device
Pin Type/Use - I - Input GCK - Global Clock
O - Output GTS - Global Output Enable
(b) - Buried macrocell GSR - Global Set/Reset
X - Signal used as input to the macrocell logic.
Pin No. - ~ - User Assigned
*********************************** FB1 ***********************************
Number of function block inputs used/remaining: 40/14
Number of signals used by logic mapping into function block: 40
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 0 5 FB1_1 (b)
(unused) 0 0 0 5 FB1_2 (b)
(unused) 0 0 0 5 FB1_3 (b)
SHUT_UP_Z2<1> 3 0 \/2 0 FB1_4 (b) (b)
D<5> 7 2<- 0 0 FB1_5 20 I/O I/O
D<4> 7 2<- 0 0 FB1_6 21 I/O I/O
AUTO_CONFIG_Z2_DONE_CYCLE<2>
3 0 /\2 0 FB1_7 (b) (b)
IDE_CS<0> 1 0 0 4 FB1_8 22 I/O O
AUTO_CONFIG_Z2_DONE<1>
3 0 0 2 FB1_9 (b) (b)
IDE_CS<1> 1 0 0 4 FB1_10 23 I/O O
LAN_BASEADR<9> 5 0 0 0 FB1_11 (b) (b)
IDE_A<0> 1 0 0 4 FB1_12 24 I/O O
LAN_BASEADR<8> 5 0 0 0 FB1_13 (b) (b)
IDE_A<2> 1 0 0 4 FB1_14 25 I/O O
IDE_A<1> 1 0 0 4 FB1_15 26 I/O O
LAN_BASEADR<15> 5 0 0 0 FB1_16 (b) (b)
IDE_R 1 0 0 4 FB1_17 27 I/O O
LAN_BASEADR<13> 5 0 0 0 FB1_18 (b) (b)
Signals Used by Logic in Function Block
1: AS_D0 15: D_8_IOBUFE/D_8_IOBUFE_TRST 28: DQ<5>.PIN
2: AS 16: FCS 29: DQ<4>.PIN
3: AUTOCONFIG_Z2_ACCESS 17: A<9>.PIN 30: A<13>.PIN
4: AUTO_CONFIG_Z2_DONE<0> 18: A<10>.PIN 31: D<15>.PIN
5: AUTO_CONFIG_Z2_DONE<1> 19: A<11>.PIN 32: D<13>.PIN
6: AUTO_CONFIG_Z2_DONE<2> 20: IDE_R_S 33: D<9>.PIN
7: AUTO_CONFIG_Z2_DONE_CYCLE<1> 21: LAN_ACCESS 34: D<8>.PIN
8: AUTO_CONFIG_Z2_DONE_CYCLE<2> 22: LAN_BASEADR<13> 35: RESET
9: A<1> 23: LAN_BASEADR<15> 36: RW
10: A<2> 24: LAN_BASEADR<8> 37: SHUT_UP_Z2<1>
11: A<3> 25: LAN_BASEADR<9> 38: UDS
12: A<4> 26: LDS 39: Z3_DATA<20>
13: A<5> 27: A<12>.PIN 40: Z3_DATA<21>
14: A<6>
Signal 1 2 3 4 5 FB
Name 0----+----0----+----0----+----0----+----0----+----0 Inputs
SHUT_UP_Z2<1> X.XXX...XXXXXX...........X........XXXX............ 15
D<5> .XX...........XX....X......X.......X...X.......... 8
D<4> .XX...........XX....X.......X......X..X........... 8
AUTO_CONFIG_Z2_DONE_CYCLE<2>
X.XXXX.XX.XXXX...........X........XX.X............ 15
IDE_CS<0> ..........................X....................... 1
AUTO_CONFIG_Z2_DONE<1>
X...X.X...........................X............... 4
IDE_CS<1> .............................X.................... 1
LAN_BASEADR<9> X.XX....XXXXXX..........XX......X.XX.X............ 15
IDE_A<0> ................X................................. 1
LAN_BASEADR<8> X.XX....XXXXXX.........X.X.......XXX.X............ 15
IDE_A<2> ..................X............................... 1
IDE_A<1> .................X................................ 1
LAN_BASEADR<15> X.XX....XXXXXX........X..X....X...XX.X............ 15
IDE_R .X.................X.............................. 2
LAN_BASEADR<13> X.XX....XXXXXX.......X...X.....X..XX.X............ 15
0----+----1----+----2----+----3----+----4----+----5
0 0 0 0 0
*********************************** FB2 ***********************************
Number of function block inputs used/remaining: 45/9
Number of signals used by logic mapping into function block: 45
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
D_Z2_OUT<1> 18 13<- 0 0 FB2_1 (b) (b)
A_LAN<4> 2 2<- /\5 0 FB2_2 9 I/O O
A_LAN<7> 2 0 /\2 1 FB2_3 10 I/O O
IDE_BASEADR<4> 5 0 0 0 FB2_4 (b) (b)
A_LAN<6> 3 0 0 2 FB2_5 11 I/O O
IDE_BASEADR<3> 5 0 0 0 FB2_6 12 I/O (b)
IDE_BASEADR<2> 5 0 0 0 FB2_7 (b) (b)
IDE_BASEADR<1> 5 0 0 0 FB2_8 13 I/O (b)
(unused) 0 0 \/5 0 FB2_9 (b) (b)
D<6> 7 5<- \/3 0 FB2_10 14 I/O I/O
IDE_BASEADR<0> 5 3<- \/3 0 FB2_11 (b) (b)
D<3> 7 3<- \/1 0 FB2_12 15 I/O I/O
(unused) 0 0 \/5 0 FB2_13 (b) (b)
D<7> 7 6<- \/4 0 FB2_14 16 I/O I/O
D<1> 7 4<- \/2 0 FB2_15 17 I/O I/O
(unused) 0 0 \/5 0 FB2_16 (b) (b)
D<8> 9 7<- \/3 0 FB2_17 19 I/O I/O
(unused) 0 0 \/5 0 FB2_18 (b) (b)
Signals Used by Logic in Function Block
1: AS_D0 16: IDE_BASEADR<0> 31: D<11>.PIN
2: AS 17: IDE_BASEADR<1> 32: D<10>.PIN
3: AUTOCONFIG_Z2_ACCESS 18: IDE_BASEADR<2> 33: D<9>.PIN
4: AUTO_CONFIG_Z2_DONE<0> 19: IDE_BASEADR<3> 34: D<8>.PIN
5: AUTO_CONFIG_Z2_DONE<1> 20: IDE_BASEADR<4> 35: RESET
6: AUTO_CONFIG_Z2_DONE<2> 21: LAN_ACCESS 36: RW
7: A<1> 22: LAN_A_INIT<6> 37: UDS
8: A<2> 23: LDS 38: Z3_ADR<3>
9: A<3> 24: DQ<8>.PIN 39: Z3_ADR<5>
10: A<4> 25: DQ<7>.PIN 40: Z3_ADR<6>
11: A<5> 26: DQ<6>.PIN 41: Z3_DATA<17>
12: A<6> 27: DQ<3>.PIN 42: Z3_DATA<19>
13: CP_CS 28: DQ<1>.PIN 43: Z3_DATA<22>
14: D_8_IOBUFE/D_8_IOBUFE_TRST 29: DQ<0>.PIN 44: Z3_DATA<23>
15: FCS 30: D<12>.PIN 45: Z3_DATA<24>
Signal 1 2 3 4 5 FB
Name 0----+----0----+----0----+----0----+----0----+----0 Inputs
D_Z2_OUT<1> X.XXX.XXXXXX..........X...........X.X............. 13
A_LAN<4> ........X...........X.............X..X............ 4
A_LAN<7> ...........X........X.............X....X.......... 4
IDE_BASEADR<4> X.XXXXXXXXXX.......X..X......X....XXX............. 17
A_LAN<6> ..........X.........XX............X...X........... 5
IDE_BASEADR<3> X.XXXXXXXXXX......X...X.......X...XXX............. 17
IDE_BASEADR<2> X.XXXXXXXXXX.....X....X........X..XXX............. 17
IDE_BASEADR<1> X.XXXXXXXXXX....X.....X.........X.XXX............. 17
D<6> .XX..........XX.....X....X.........X......X....... 8
IDE_BASEADR<0> X.XXXXXXXXXX...X......X..........XXXX............. 17
D<3> .XX..........XX.....X.....X........X.....X........ 8
D<7> .XX..........XX.....X...X..........X.......X...... 8
D<1> .XX..........XX.....X......X.......X....X......... 8
D<8> .XX.........XXX.....X..X....X......X........X..... 10
0----+----1----+----2----+----3----+----4----+----5
0 0 0 0 0
*********************************** FB3 ***********************************
Number of function block inputs used/remaining: 10/44
Number of signals used by logic mapping into function block: 10
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 0 5 FB3_1 (b)
IDE_W 1 0 0 4 FB3_2 28 I/O O
(unused) 0 0 0 5 FB3_3 (b)
(unused) 0 0 0 5 FB3_4 (b)
(unused) 0 0 0 5 FB3_5 (b)
(unused) 0 0 0 5 FB3_6 (b)
(unused) 0 0 0 5 FB3_7 (b)
(unused) 0 0 0 5 FB3_8 (b)
(unused) 0 0 0 5 FB3_9 (b)
(unused) 0 0 0 5 FB3_10 30 GCK/I/O GCK
(unused) 0 0 0 5 FB3_11 (b)
(unused) 0 0 0 5 FB3_12 31 I/O I
LAN_D_INIT<8> 2 0 0 3 FB3_13 (b) (b)
INT2_OUT 1 0 0 4 FB3_14 32 GCK/I/O O
LAN_D_INIT<1> 2 0 0 3 FB3_15 33 I/O (b)
LAN_A_INIT<6> 2 0 0 3 FB3_16 (b) (b)
CP_WE_S/CP_WE_S_CLKF
2 0 0 3 FB3_17 (b) (b)
CP_WE_QUIRK 2 0 0 3 FB3_18 (b) (b)
Signals Used by Logic in Function Block
1: AS 5: CP_WE_S/CP_WE_S_CLKF 8: LAN_IRQ_OUT
2: C1 6: IDE_W_S 9: LAN_RST_SM_FSM_FFd1
3: C3 7: LAN_INT_ENABLE 10: RESET
4: CP_WE_S
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
IDE_W X....X.................................. 2
LAN_D_INIT<8> ........XX.............................. 2
INT2_OUT ......XX................................ 2
LAN_D_INIT<1> ........XX.............................. 2
LAN_A_INIT<6> ........XX.............................. 2
CP_WE_S/CP_WE_S_CLKF
.XX..................................... 2
CP_WE_QUIRK ...XX................................... 2
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB4 ***********************************
Number of function block inputs used/remaining: 45/9
Number of signals used by logic mapping into function block: 45
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
SHUT_UP_Z2<2> 3 0 \/2 0 FB4_1 (b) (b)
D<0> 7 2<- 0 0 FB4_2 2 GTS/I/O I/O
LAN_BASEADR<14> 5 0 0 0 FB4_3 (b) (b)
LAN_BASEADR<12> 5 0 0 0 FB4_4 (b) (b)
A_LAN<1> 2 0 0 3 FB4_5 3 GTS/I/O O
A_LAN<0> 2 0 0 3 FB4_6 4 I/O O
LAN_BASEADR<11> 5 0 0 0 FB4_7 (b) (b)
A_LAN<3> 3 0 0 2 FB4_8 5 GTS/I/O O
LAN_BASEADR<10> 5 0 0 0 FB4_9 (b) (b)
IDE_BASEADR<7> 5 0 0 0 FB4_10 (b) (b)
CP_BASEADR<7> 5 0 0 0 FB4_11 (b) (b)
A_LAN<2> 2 0 0 3 FB4_12 6 GTS/I/O O
CP_BASEADR<6> 5 0 0 0 FB4_13 (b) (b)
A_LAN<5> 2 0 0 3 FB4_14 7 I/O O
CP_BASEADR<4> 5 0 0 0 FB4_15 (b) (b)
CP_BASEADR<3> 5 0 0 0 FB4_16 (b) (b)
CP_BASEADR<2> 5 0 0 0 FB4_17 (b) (b)
CP_BASEADR<1> 5 0 0 0 FB4_18 (b) (b)
Signals Used by Logic in Function Block
1: AS_D0 16: CP_BASEADR<4> 31: D<14>.PIN
2: AS 17: CP_BASEADR<6> 32: D<12>.PIN
3: AUTOCONFIG_Z2_ACCESS 18: CP_BASEADR<7> 33: D<11>.PIN
4: AUTO_CONFIG_Z2_DONE<0> 19: D_8_IOBUFE/D_8_IOBUFE_TRST 34: D<10>.PIN
5: AUTO_CONFIG_Z2_DONE<1> 20: FCS 35: D<9>.PIN
6: AUTO_CONFIG_Z2_DONE<2> 21: IDE_BASEADR<7> 36: RESET
7: A<1> 22: LAN_ACCESS 37: RW
8: A<2> 23: LAN_A_INIT<3> 38: SHUT_UP_Z2<2>
9: A<3> 24: LAN_BASEADR<10> 39: UDS
10: A<4> 25: LAN_BASEADR<11> 40: Z3_ADR<2>
11: A<5> 26: LAN_BASEADR<12> 41: Z3_ADR<4>
12: A<6> 27: LAN_BASEADR<14> 42: Z3_ADR_0
13: CP_BASEADR<1> 28: LDS 43: Z3_ADR_1
14: CP_BASEADR<2> 29: DQ<0>.PIN 44: Z3_A_LOW
15: CP_BASEADR<3> 30: D<15>.PIN 45: Z3_DATA<16>
Signal 1 2 3 4 5 FB
Name 0----+----0----+----0----+----0----+----0----+----0 Inputs
SHUT_UP_Z2<2> X.XXXXXXXXXX...............X.......XXXX........... 16
D<0> .XX...............XX.X......X.......X.......X..... 8
LAN_BASEADR<14> X.XX..XXXXXX..............XX..X....XX.X........... 15
LAN_BASEADR<12> X.XX..XXXXXX.............X.X...X...XX.X........... 15
A_LAN<1> .....................X.............X.....X........ 3
A_LAN<0> .....................X.............X.......X...... 3
LAN_BASEADR<11> X.XX..XXXXXX............X..X....X..XX.X........... 15
A_LAN<3> .......X.............XX............X...X.......... 5
LAN_BASEADR<10> X.XX..XXXXXX...........X...X.....X.XX.X........... 15
IDE_BASEADR<7> X.XXXXXXXXXX........X......X.X.....XX.X........... 17
CP_BASEADR<7> X.XXX.XXXXXX.....X.........X.X.....XX.X........... 16
A_LAN<2> ......X..............X.............X......X....... 4
CP_BASEADR<6> X.XXX.XXXXXX....X..........X..X....XX.X........... 16
A_LAN<5> .........X...........X.............X....X......... 4
CP_BASEADR<4> X.XXX.XXXXXX...X...........X...X...XX.X........... 16
CP_BASEADR<3> X.XXX.XXXXXX..X............X....X..XX.X........... 16
CP_BASEADR<2> X.XXX.XXXXXX.X.............X.....X.XX.X........... 16
CP_BASEADR<1> X.XXX.XXXXXXX..............X......XXX.X........... 16
0----+----1----+----2----+----3----+----4----+----5
0 0 0 0 0
*********************************** FB5 ***********************************
Number of function block inputs used/remaining: 45/9
Number of signals used by logic mapping into function block: 45
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
LAN_A_INIT<3> 1 0 /\4 0 FB5_1 (b) (b)
CP_CS 20 15<- 0 0 FB5_2 34 I/O O
(unused) 0 0 /\5 0 FB5_3 (b) (b)
(unused) 0 0 /\5 0 FB5_4 (b) (b)
ROM_OE 1 1<- /\5 0 FB5_5 35 I/O O
IDE_W_S 2 0 /\1 2 FB5_6 (b) (b)
IDE_ENABLE 2 0 0 3 FB5_7 (b) (b)
AS_D1 2 0 \/1 2 FB5_8 38 GCK/I/O (b)
AS_D0 2 1<- \/4 0 FB5_9 (b) (b)
D<2> 7 4<- \/2 0 FB5_10 39 I/O I/O
D_8_IOBUFE/D_8_IOBUFE_TRST
4 2<- \/3 0 FB5_11 (b) (b)
D<9> 9 4<- 0 0 FB5_12 40 I/O I/O
AUTOCONFIG_Z2_ACCESS
4 0 /\1 0 FB5_13 (b) (b)
D<10> 9 4<- 0 0 FB5_14 41 I/O I/O
D<11> 9 8<- /\4 0 FB5_15 43 I/O I/O
(unused) 0 0 /\5 0 FB5_16 (b) (b)
D<12> 11 9<- /\3 0 FB5_17 44 I/O I/O
(unused) 0 0 /\5 0 FB5_18 (b) (b)
Signals Used by Logic in Function Block
1: AS 16: D_8_IOBUFE/D_8_IOBUFE_TRST 31: DQ<2>.PIN
2: AUTOCONFIG_Z2_ACCESS 17: D_Z2_OUT<0> 32: DQ<1>.PIN
3: AUTO_CONFIG_Z2_DONE<0> 18: FCS 33: A<20>.PIN
4: AUTO_CONFIG_Z2_DONE<1> 19: IDE_ACCESS 34: A<21>.PIN
5: AUTO_CONFIG_Z2_DONE<2> 20: LAN_ACCESS 35: A<16>.PIN
6: CFIN 21: A<17>.PIN 36: A<22>.PIN
7: CP_BASEADR<0> 22: A<23>.PIN 37: RESET
8: CP_BASEADR<1> 23: A<18>.PIN 38: ROM_OE_S
9: CP_BASEADR<2> 24: A<19>.PIN 39: RW
10: CP_BASEADR<3> 25: DQ<12>.PIN 40: SHUT_UP_Z2<1>
11: CP_BASEADR<4> 26: DQ<11>.PIN 41: Z3_DATA<18>
12: CP_BASEADR<5> 27: DQ<10>.PIN 42: Z3_DATA<25>
13: CP_BASEADR<6> 28: DQ<9>.PIN 43: Z3_DATA<26>
14: CP_BASEADR<7> 29: DQ<4>.PIN 44: Z3_DATA<27>
15: CP_CS 30: DQ<3>.PIN 45: Z3_DATA<28>
Signal 1 2 3 4 5 FB
Name 0----+----0----+----0----+----0----+----0----+----0 Inputs
LAN_A_INIT<3> ....................................X............. 1
CP_CS X.....XXXXXXXX.....XXXXX........XXXXX..X.......... 20
ROM_OE X....................................X............ 2
IDE_W_S ..................X.................X.X........... 3
IDE_ENABLE ..................X.................X.X........... 3
AS_D1 .................X..................X............. 2
AS_D0 X...................................X............. 2
D<2> XX.............X.X.X..........X.......X.X......... 8
D_8_IOBUFE/D_8_IOBUFE_TRST
XX............X..XXX..................X........... 7
D<9> XX............XX.X.X.......X...X......X..X........ 10
AUTOCONFIG_Z2_ACCESS
X.XXXX.............XXXXX........XXXXX............. 15
D<10> XX............XX.X.X......X...X.......X...X....... 10
D<11> XX............XX.X.X.....X...X........X....X...... 10
D<12> XX............XXXX.X....X...X.........X.....X..... 11
0----+----1----+----2----+----3----+----4----+----5
0 0 0 0 0
*********************************** FB6 ***********************************
Number of function block inputs used/remaining: 45/9
Number of signals used by logic mapping into function block: 45
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 /\5 0 FB6_1 (b) (b)
INT6_OUT 1 0 /\4 0 FB6_2 135 I/O O
A_LAN<12> 2 0 0 3 FB6_3 136 I/O O
(unused) 0 0 0 5 FB6_4 (b)
A_LAN<13> 2 0 0 3 FB6_5 137 I/O O
A_LAN<10> 2 0 0 3 FB6_6 138 I/O O
(unused) 0 0 0 5 FB6_7 (b)
A_LAN<11> 2 0 0 3 FB6_8 139 I/O O
(unused) 0 0 0 5 FB6_9 (b)
A_LAN<8> 2 0 0 3 FB6_10 140 I/O O
(unused) 0 0 \/4 1 FB6_11 (b) (b)
(unused) 0 0 \/5 0 FB6_12 (b) (b)
DQ_DATA<3> 13 9<- \/1 0 FB6_13 (b) (b)
A_LAN<9> 2 1<- \/4 0 FB6_14 142 I/O O
(unused) 0 0 \/5 0 FB6_15 143 GSR/I/O I
DQ_DATA<11> 13 9<- \/1 0 FB6_16 (b) (b)
(unused) 0 0 \/5 0 FB6_17 (b) (b)
IDE_ACCESS 20 15<- 0 0 FB6_18 (b) (b)
Signals Used by Logic in Function Block
1: AS 16: IDE_BASEADR<6> 31: D<11>.PIN
2: A<7> 17: IDE_BASEADR<7> 32: D<3>.PIN
3: CP_IRQ 18: LAN_ACCESS 33: A<20>.PIN
4: DQ_DATA<11> 19: LAN_SM_FSM_FFd1 34: A<21>.PIN
5: DQ_DATA<3> 20: LAN_SM_FSM_FFd2 35: A<16>.PIN
6: DQ_SWAP 21: LAN_SM_FSM_FFd3 36: A<22>.PIN
7: A<9>.PIN 22: LAN_SM_FSM_FFd4 37: RESET
8: A<10>.PIN 23: LAN_SM_RST 38: SHUT_UP_Z2<2>
9: A<11>.PIN 24: LDS 39: UDS
10: IDE_BASEADR<0> 25: A<17>.PIN 40: Z3_ADR<10>
11: IDE_BASEADR<1> 26: A<23>.PIN 41: Z3_ADR<11>
12: IDE_BASEADR<2> 27: A<18>.PIN 42: Z3_ADR<12>
13: IDE_BASEADR<3> 28: A<19>.PIN 43: Z3_ADR<7>
14: IDE_BASEADR<4> 29: A<8>.PIN 44: Z3_ADR<8>
15: IDE_BASEADR<5> 30: A<12>.PIN 45: Z3_ADR<9>
Signal 1 2 3 4 5 FB
Name 0----+----0----+----0----+----0----+----0----+----0 Inputs
INT6_OUT ..X............................................... 1
A_LAN<12> ........X........X..................X...X......... 4
A_LAN<13> .................X...........X......X....X........ 4
A_LAN<10> ......X..........X..................X.......X..... 4
A_LAN<11> .......X.........X..................X..X.......... 4
A_LAN<8> .X...............X..................X.....X....... 4
DQ_DATA<3> ....XX..X.........XXXXXX...X..XX......X........... 13
A_LAN<9> .................X..........X.......X......X...... 4
DQ_DATA<11> ...X.X..X.........XXXXXX...X..XX......X........... 13
IDE_ACCESS X........XXXXXXXXX......XXXX....XXXXXX............ 20
0----+----1----+----2----+----3----+----4----+----5
0 0 0 0 0
*********************************** FB7 ***********************************
Number of function block inputs used/remaining: 45/9
Number of signals used by logic mapping into function block: 45
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 \/4 1 FB7_1 (b) (b)
(unused) 0 0 \/5 0 FB7_2 (b) (b)
D<13> 11 9<- \/3 0 FB7_3 45 I/O I/O
(unused) 0 0 \/5 0 FB7_4 (b) (b)
D<14> 11 8<- \/2 0 FB7_5 46 I/O I/O
DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
7 2<- 0 0 FB7_6 (b) (b)
CP_BASEADR<0> 5 0 0 0 FB7_7 (b) (b)
CP_BASEADR<5> 5 0 0 0 FB7_8 (b) (b)
IDE_BASEADR<5> 5 0 0 0 FB7_9 (b) (b)
IDE_BASEADR<6> 5 0 0 0 FB7_10 (b) (b)
(unused) 0 0 \/5 0 FB7_11 (b) (b)
D<15> 11 6<- 0 0 FB7_12 48 I/O I/O
LAN_SM_RST 4 0 /\1 0 FB7_13 (b) (b)
(unused) 0 0 \/5 0 FB7_14 (b) (b)
D_Z2_OUT<2> 15 10<- 0 0 FB7_15 49 I/O I
(unused) 0 0 /\5 0 FB7_16 (b) (b)
(unused) 0 0 \/4 1 FB7_17 (b) (b)
DQ<8>_BUFR 9 4<- 0 0 FB7_18 (b) (b)
Signals Used by Logic in Function Block
1: AS_D0 16: DQ_DATA<8> 31: DQ<15>.PIN
2: AS 17: DS0 32: DQ<14>.PIN
3: AUTOCONFIG_Z2_ACCESS 18: DS1 33: DQ<13>.PIN
4: AUTO_CONFIG_Z2_DONE<0> 19: D_8_IOBUFE/D_8_IOBUFE_TRST 34: DQ<7>.PIN
5: AUTO_CONFIG_Z2_DONE<1> 20: D_Z2_OUT<1> 35: DQ<6>.PIN
6: AUTO_CONFIG_Z2_DONE<2> 21: D_Z2_OUT<2> 36: DQ<5>.PIN
7: A<1> 22: D_Z2_OUT<3> 37: D<14>.PIN
8: A<2> 23: FCS 38: D<13>.PIN
9: A<3> 24: IDE_ACCESS 39: D<8>.PIN
10: A<4> 25: IDE_BASEADR<5> 40: RESET
11: A<5> 26: IDE_BASEADR<6> 41: RW
12: A<6> 27: INT_VECTOR_CYCLE 42: UDS
13: CP_BASEADR<0> 28: LAN_ACCESS 43: Z3_DATA<29>
14: CP_BASEADR<5> 29: LAN_D_INIT<8> 44: Z3_DATA<30>
15: CP_CS 30: LDS 45: Z3_DATA<31>
Signal 1 2 3 4 5 FB
Name 0----+----0----+----0----+----0----+----0----+----0 Inputs
D<13> .XX...........X...XX..X....X....X..X....X.X....... 11
D<14> .XX...........X...X.X.X....X...X..X.....X..X...... 11
DQ_9_IOBUFE/DQ_9_IOBUFE_TRST
.X............X.XX....XX...X.X.........XXX........ 11
CP_BASEADR<0> X.XXX.XXXXXXX................X........XXXX........ 16
CP_BASEADR<5> X.XXX.XXXXXX.X...............X.......X.XXX........ 16
IDE_BASEADR<5> X.XXXXXXXXXX............X....X.......X.XXX........ 17
IDE_BASEADR<6> X.XXXXXXXXXX.............X...X......X..XXX........ 17
D<15> .XX...........X...X..XX....X..X..X......X...X..... 11
LAN_SM_RST ................XX....X...XX.X.........X.X........ 8
D_Z2_OUT<2> X.XXX.XXXXXX.................X.........X.X........ 13
DQ<8>_BUFR ...............XXX....X....XXX........XXXX........ 11
0----+----1----+----2----+----3----+----4----+----5
0 0 0 0 0
*********************************** FB8 ***********************************
Number of function block inputs used/remaining: 32/22
Number of signals used by logic mapping into function block: 32
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
DQ_DATA<12> 13 9<- \/1 0 FB8_1 (b) (b)
DQ<12> 9 4<- 0 0 FB8_2 130 I/O I/O
DQ<14> 9 7<- /\3 0 FB8_3 131 I/O I/O
(unused) 0 0 /\5 0 FB8_4 (b) (b)
LAN_WRH 3 0 /\2 0 FB8_5 132 I/O O
(unused) 0 0 \/5 0 FB8_6 (b) (b)
LAN_SM_FSM_FFd4 8 5<- \/2 0 FB8_7 (b) (b)
LAN_CS 3 2<- \/4 0 FB8_8 133 I/O O
DQ_DATA<6> 13 8<- 0 0 FB8_9 (b) (b)
LAN_RD 1 0 /\4 0 FB8_10 134 I/O O
LAN_WRH_S 3 0 \/2 0 FB8_11 (b) (b)
DQ_DATA<14> 13 8<- 0 0 FB8_12 (b) (b)
(unused) 0 0 /\5 0 FB8_13 (b) (b)
DQ_DATA<4> 13 9<- /\1 0 FB8_14 (b) (b)
(unused) 0 0 /\5 0 FB8_15 (b) (b)
(unused) 0 0 /\4 1 FB8_16 (b) (b)
(unused) 0 0 \/4 1 FB8_17 (b) (b)
(unused) 0 0 \/5 0 FB8_18 (b) (b)
Signals Used by Logic in Function Block
1: DQ_9_IOBUFE/DQ_9_IOBUFE_TRST 12: LAN_RD_S 23: D<12>.PIN
2: DQ_DATA<12> 13: LAN_SM_FSM_FFd1 24: A<14>.PIN
3: DQ_DATA<14> 14: LAN_SM_FSM_FFd2 25: D<6>.PIN
4: DQ_DATA<4> 15: LAN_SM_FSM_FFd3 26: D<4>.PIN
5: DQ_DATA<6> 16: LAN_SM_FSM_FFd4 27: A<20>.PIN
6: DQ_SWAP 17: LAN_SM_RST 28: A<22>.PIN
7: DS0 18: LAN_WRH_S 29: RESET
8: DS1 19: LAN_WR_RST 30: RW
9: FCS 20: LDS 31: UDS
10: LAN_ACCESS 21: A<12>.PIN 32: Z3_ADR<13>
11: LAN_CS_RST 22: D<14>.PIN
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
DQ_DATA<12> .X...X......XXXXX..XX.X..XX...X......... 13
DQ<12> XX....XXXX.........X..X.....XXX......... 11
DQ<14> X.X...XXXX.........X.X......XXX......... 11
LAN_WRH ........X........XX.........X........... 4
LAN_SM_FSM_FFd4 ......XX....XXXXX..X.........XXX........ 11
LAN_CS .........XX.................X..X........ 4
DQ_DATA<6> ....XX......XXXXX..X.X.XX..X..X......... 13
LAN_RD ........X..X................X........... 3
LAN_WRH_S ......X.....XXXXX..X.................... 7
DQ_DATA<14> ..X..X......XXXXX..X.X.XX..X..X......... 13
DQ_DATA<4> ...X.X......XXXXX..XX.X..XX...X......... 13
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB9 ***********************************
Number of function block inputs used/remaining: 36/18
Number of signals used by logic mapping into function block: 36
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
AUTO_CONFIG_Z2_DONE<0>
3 0 \/1 1 FB9_1 (b) (b)
(unused) 0 0 \/5 0 FB9_2 50 I/O I
D_Z2_OUT<3> 13 8<- 0 0 FB9_3 51 I/O I
AUTO_CONFIG_Z2_DONE_CYCLE<0>
3 0 /\2 0 FB9_4 (b) (b)
INT_VECTOR_CYCLE 3 0 0 2 FB9_5 52 I/O I
Z3_ADR<10> 3 0 0 2 FB9_6 53 I/O I
Z3_ADR<13> 3 0 0 2 FB9_7 (b) (b)
Z3_ADR<2> 3 0 0 2 FB9_8 54 I/O I
Z3_ADR<3> 3 0 0 2 FB9_9 (b) (b)
Z3_ADR<4> 3 0 0 2 FB9_10 (b) (b)
A<8> 5 0 0 0 FB9_11 56 I/O I/O
Z3_ADR<5> 3 0 0 2 FB9_12 57 I/O I
Z3_ADR<6> 3 0 0 2 FB9_13 (b) (b)
A<9> 5 0 0 0 FB9_14 58 I/O I/O
Z3_ADR<7> 3 0 0 2 FB9_15 (b) (b)
Z3_ADR_0 3 0 0 2 FB9_16 (b) (b)
A<10> 5 0 0 0 FB9_17 59 I/O I/O
Z3_ADR_1 3 0 0 2 FB9_18 (b) (b)
Signals Used by Logic in Function Block
1: AS_D0 13: A<7> 25: A<12>.PIN
2: AS_D1 14: DQ_SWAP 26: DQ<10>.PIN
3: AUTOCONFIG_Z2_ACCESS 15: FCS 27: DQ<9>.PIN
4: AUTO_CONFIG_Z2_DONE<0> 16: A<9>.PIN 28: DQ<8>.PIN
5: AUTO_CONFIG_Z2_DONE<1> 17: LAN_ACCESS 29: DQ<2>.PIN
6: AUTO_CONFIG_Z2_DONE_CYCLE<0> 18: LAN_SM_FSM_FFd1 30: DQ<1>.PIN
7: A<1> 19: LAN_SM_FSM_FFd3 31: DQ<0>.PIN
8: A<2> 20: LAN_SM_FSM_FFd4 32: A<15>.PIN
9: A<3> 21: LAN_SM_RST 33: RESET
10: A<4> 22: LDS 34: RW
11: A<5> 23: MTCR 35: UDS
12: A<6> 24: A<8>.PIN 36: Z3
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
AUTO_CONFIG_Z2_DONE<0>
X..X.X..........................X....... 4
D_Z2_OUT<3> X.XXX.XXXXXX.........X..........X.X..... 13
AUTO_CONFIG_Z2_DONE_CYCLE<0>
X.XX.XXX.XXX.........X..........XXX..... 13
INT_VECTOR_CYCLE .X............X.......X.........X..X.... 5
Z3_ADR<10> .X............X.........X.......X..X.... 5
Z3_ADR<13> .X............X................XX..X.... 5
Z3_ADR<2> .X.......X....X.................X..X.... 5
Z3_ADR<3> .X........X...X.................X..X.... 5
Z3_ADR<4> .X.........X..X.................X..X.... 5
A<8> .............XX.XXXXX......X..X..X...... 10
Z3_ADR<5> .X..........X.X.................X..X.... 5
Z3_ADR<6> .X............X........X........X..X.... 5
A<9> .............XX.XXXXX.....X..X...X...... 10
Z3_ADR<7> .X............XX................X..X.... 5
Z3_ADR_0 .X.....X......X.................X..X.... 5
A<10> .............XX.XXXXX....X..X....X...... 10
Z3_ADR_1 .X......X.....X.................X..X.... 5
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB10 ***********************************
Number of function block inputs used/remaining: 31/23
Number of signals used by logic mapping into function block: 31
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
DQ<4>_BUFR 9 8<- \/4 0 FB10_1 (b) (b)
DQ<1> 10 5<- 0 0 FB10_2 117 I/O I/O
DQ<0> 9 5<- /\1 0 FB10_3 118 I/O I/O
(unused) 0 0 /\5 0 FB10_4 (b) (b)
DQ<3> 9 4<- 0 0 FB10_5 119 I/O I/O
DQ<2> 9 8<- /\4 0 FB10_6 120 I/O I/O
(unused) 0 0 /\5 0 FB10_7 (b) (b)
DQ<5> 9 7<- /\3 0 FB10_8 121 I/O I/O
(unused) 0 0 /\5 0 FB10_9 (b) (b)
DQ<4> 2 0 /\2 1 FB10_10 124 I/O I/O
DQ<7> 9 4<- 0 0 FB10_11 125 I/O I/O
DQ<6> 9 8<- /\4 0 FB10_12 126 I/O I/O
(unused) 0 0 /\5 0 FB10_13 (b) (b)
DQ<8> 2 0 /\3 0 FB10_14 128 I/O I/O
(unused) 0 0 \/3 2 FB10_15 (b) (b)
(unused) 0 0 \/5 0 FB10_16 (b) (b)
DQ<10> 10 8<- \/3 0 FB10_17 129 I/O I/O
(unused) 0 0 \/5 0 FB10_18 (b) (b)
Signals Used by Logic in Function Block
1: DQ<4>_BUFR 12: DQ_DATA<7> 22: D<6>.PIN
2: DQ<8>_BUFR 13: DS0 23: D<5>.PIN
3: DQ_9_IOBUFE/DQ_9_IOBUFE_TRST 14: DS1 24: D<4>.PIN
4: DQ_DATA<0> 15: FCS 25: D<3>.PIN
5: DQ_DATA<10> 16: LAN_ACCESS 26: D<2>.PIN
6: DQ_DATA<1> 17: LAN_D_INIT<1> 27: D<1>.PIN
7: DQ_DATA<2> 18: LAN_D_INIT<8> 28: D<0>.PIN
8: DQ_DATA<3> 19: LDS 29: RESET
9: DQ_DATA<4> 20: D<10>.PIN 30: RW
10: DQ_DATA<5> 21: D<7>.PIN 31: UDS
11: DQ_DATA<6>
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
DQ<4>_BUFR ........X...XXXXX.X....X....XXX......... 11
DQ<1> ..X..X......XXXXX.X.......X.XXX......... 12
DQ<0> ..XX........XXXX..X........XXXX......... 11
DQ<3> ..X....X....XXXX..X.....X...XXX......... 11
DQ<2> ..X...X.....XXXX..X......X..XXX......... 11
DQ<5> ..X......X..XXXX..X...X.....XXX......... 11
DQ<4> X.X..................................... 2
DQ<7> ..X........XXXXX..X.X.......XXX......... 11
DQ<6> ..X.......X.XXXX..X..X......XXX......... 11
DQ<8> .XX..................................... 2
DQ<10> ..X.X.......XXXX.XXX........XXX......... 12
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB11 ***********************************
Number of function block inputs used/remaining: 28/26
Number of signals used by logic mapping into function block: 28
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
Z3_DATA<30> 4 2<- /\3 0 FB11_1 (b) (b)
Z3_DATA<29> 4 1<- /\2 0 FB11_2 (b) (b)
A<11> 5 1<- /\1 0 FB11_3 60 I/O I/O
Z3_DATA<28> 4 0 /\1 0 FB11_4 (b) (b)
A<12> 5 0 0 0 FB11_5 61 I/O I/O
Z3_DATA<27> 4 0 0 1 FB11_6 (b) (b)
Z3_DATA<22> 4 0 0 1 FB11_7 (b) (b)
Z3_DATA<21> 4 0 0 1 FB11_8 (b) (b)
Z3_DATA<20> 4 0 0 1 FB11_9 (b) (b)
A<13> 5 0 0 0 FB11_10 64 I/O I/O
A<14> 5 0 0 0 FB11_11 66 I/O I/O
ROM_B<0> 0 0 0 5 FB11_12 68 I/O O
Z3_DATA<19> 4 0 0 1 FB11_13 (b) (b)
ROM_B<1> 0 0 \/4 1 FB11_14 69 I/O O
(unused) 0 0 \/5 0 FB11_15 (b) (b)
DQ_DATA<8> 13 9<- \/1 0 FB11_16 (b) (b)
CP_WE 1 1<- \/5 0 FB11_17 70 I/O O
DQ_DATA<0> 13 8<- 0 0 FB11_18 (b) (b)
Signals Used by Logic in Function Block
1: AS 11: LAN_SM_FSM_FFd3 20: DQ<6>.PIN
2: CP_WE_QUIRK 12: LAN_SM_FSM_FFd4 21: DQ<5>.PIN
3: CP_WE_S 13: LAN_SM_RST 22: DQ<4>.PIN
4: DQ_DATA<0> 14: LDS 23: DQ<3>.PIN
5: DQ_DATA<8> 15: A<8>.PIN 24: D<8>.PIN
6: DQ_SWAP 16: DQ<14>.PIN 25: D<0>.PIN
7: FCS 17: DQ<13>.PIN 26: A<16>.PIN
8: LAN_ACCESS 18: DQ<12>.PIN 27: RW
9: LAN_SM_FSM_FFd1 19: DQ<11>.PIN 28: UDS
10: LAN_SM_FSM_FFd2
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
Z3_DATA<30> .....X..XXXXX..X...X.................... 8
Z3_DATA<29> .....X..XXXXX...X...X................... 8
A<11> .....XXXX.XXX.....X...X...X............. 10
Z3_DATA<28> .....X..XXXXX....X...X.................. 8
A<12> .....XXXX.XXX....X...X....X............. 10
Z3_DATA<27> .....X..XXXXX.....X...X................. 8
Z3_DATA<22> .....X..XXXXX..X...X.................... 8
Z3_DATA<21> .....X..XXXXX...X...X................... 8
Z3_DATA<20> .....X..XXXXX....X...X.................. 8
A<13> .....XXXX.XXX...X...X.....X............. 10
A<14> .....XXXX.XXX..X...X......X............. 10
ROM_B<0> ........................................ 0
Z3_DATA<19> .....X..XXXXX.....X...X................. 8
ROM_B<1> ........................................ 0
DQ_DATA<8> ....XX..XXXXXXX........XXX.X............ 13
CP_WE XXX..................................... 3
DQ_DATA<0> ...X.X..XXXXXXX........XXX.X............ 13
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB12 ***********************************
Number of function block inputs used/remaining: 37/17
Number of signals used by logic mapping into function block: 37
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 \/5 0 FB12_1 (b) (b)
(unused) 0 0 \/5 0 FB12_2 110 I/O (b)
LAN_ACCESS 21 16<- 0 0 FB12_3 111 I/O I
(unused) 0 0 /\5 0 FB12_4 (b) (b)
DQ<15> 9 5<- /\1 0 FB12_5 112 I/O I/O
(unused) 0 0 /\5 0 FB12_6 (b) (b)
Z3_ADR<11> 3 0 \/2 0 FB12_7 (b) (b)
DQ<13> 9 4<- 0 0 FB12_8 113 I/O I/O
Z3_ADR<12> 3 0 /\2 0 FB12_9 (b) (b)
DQ<11> 10 5<- 0 0 FB12_10 115 I/O I/O
(unused) 0 0 /\5 0 FB12_11 (b) (b)
DQ<9> 10 5<- 0 0 FB12_12 116 I/O I/O
(unused) 0 0 /\5 0 FB12_13 (b) (b)
(unused) 0 0 \/5 0 FB12_14 (b) (b)
(unused) 0 0 \/5 0 FB12_15 (b) (b)
DQ_SWAP 23 18<- 0 0 FB12_16 (b) (b)
(unused) 0 0 /\5 0 FB12_17 (b) (b)
(unused) 0 0 /\3 2 FB12_18 (b) (b)
Signals Used by Logic in Function Block
1: AS_D1 14: LAN_BASEADR<12> 26: D<13>.PIN
2: DQ_9_IOBUFE/DQ_9_IOBUFE_TRST 15: LAN_BASEADR<13> 27: D<12>.PIN
3: DQ_DATA<11> 16: LAN_BASEADR<14> 28: D<11>.PIN
4: DQ_DATA<13> 17: LAN_BASEADR<15> 29: D<10>.PIN
5: DQ_DATA<15> 18: LAN_BASEADR<8> 30: D<9>.PIN
6: DQ_DATA<9> 19: LAN_BASEADR<9> 31: D<8>.PIN
7: DQ_SWAP 20: LAN_D_INIT<1> 32: A<14>.PIN
8: DS0 21: LAN_D_INIT<8> 33: RESET
9: DS1 22: LDS 34: RW
10: FCS 23: A<13>.PIN 35: SHUT_UP_Z2<0>
11: LAN_ACCESS 24: D<15>.PIN 36: UDS
12: LAN_BASEADR<10> 25: D<14>.PIN 37: Z3
13: LAN_BASEADR<11>
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
LAN_ACCESS X........XXXXXXXXXX....XXXXXXXX.X.X.X... 22
DQ<15> .X..X..XXXX..........X.X........XX.X.... 11
Z3_ADR<11> X........X............X.........X...X... 5
DQ<13> .X.X...XXXX..........X...X......XX.X.... 11
Z3_ADR<12> X........X.....................XX...X... 5
DQ<11> .XX....XXXX.........XX.....X....XX.X.... 12
DQ<9> .X...X.XXXX........X.X.......X..XX.X.... 12
DQ_SWAP X.....X..X.XXXXXXXX...XXXXXXXXXXX.X.X... 24
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB13 ***********************************
Number of function block inputs used/remaining: 37/17
Number of signals used by logic mapping into function block: 37
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 /\5 0 FB13_1 (b) (b)
CP_RD 1 0 /\4 0 FB13_2 71 I/O O
Z3_DATA<31> 4 0 \/1 0 FB13_3 (b) (b)
Z3_DATA<23> 4 1<- \/2 0 FB13_4 (b) (b)
LAN_INT_ENABLE 4 2<- \/3 0 FB13_5 (b) (b)
(unused) 0 0 \/5 0 FB13_6 (b) (b)
DQ_DATA<7> 13 8<- 0 0 FB13_7 (b) (b)
A<15> 5 0 0 0 FB13_8 74 I/O I/O
(unused) 0 0 \/5 0 FB13_9 (b) (b)
(unused) 0 0 \/5 0 FB13_10 (b) (b)
DQ_DATA<5> 13 10<- \/2 0 FB13_11 75 I/O I
DQ_DATA<1> 13 8<- 0 0 FB13_12 (b) (b)
(unused) 0 0 /\5 0 FB13_13 (b) (b)
LAN_WRL 3 0 /\1 1 FB13_14 76 I/O O
(unused) 0 0 \/5 0 FB13_15 77 I/O I
DQ_DATA<13> 13 8<- 0 0 FB13_16 (b) (b)
LAN_WRL_S 3 1<- /\3 0 FB13_17 78 I/O I
DQ_DATA<15> 13 9<- /\1 0 FB13_18 (b) (b)
Signals Used by Logic in Function Block
1: AS 14: LAN_SM_FSM_FFd1 26: A<13>.PIN
2: CP_RD_S 15: LAN_SM_FSM_FFd2 27: D<15>.PIN
3: DQ_DATA<13> 16: LAN_SM_FSM_FFd3 28: D<13>.PIN
4: DQ_DATA<15> 17: LAN_SM_FSM_FFd4 29: D<9>.PIN
5: DQ_DATA<1> 18: LAN_SM_RST 30: D<7>.PIN
6: DQ_DATA<5> 19: LAN_WRL_S 31: D<5>.PIN
7: DQ_DATA<7> 20: LAN_WR_RST 32: D<1>.PIN
8: DQ_SWAP 21: LDS 33: A<15>.PIN
9: DS1 22: A<17>.PIN 34: A<21>.PIN
10: FCS 23: A<23>.PIN 35: RESET
11: A<9>.PIN 24: DQ<15>.PIN 36: RW
12: LAN_ACCESS 25: DQ<7>.PIN 37: UDS
13: LAN_INT_ENABLE
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
CP_RD XX...................................... 2
Z3_DATA<31> .......X.....XXXXX.....XX............... 8
Z3_DATA<23> .......X.....XXXXX.....XX............... 8
LAN_INT_ENABLE ........X...XXXXXX....X...X........XX... 11
DQ_DATA<7> ......XX.....XXXXX..X.X...X..X..X...X... 13
A<15> .......X.X.X.X.XXX.....XX..........X.... 10
DQ_DATA<5> .....X.X.....XXXXX..X....X.X..X..X..X... 13
DQ_DATA<1> ....X..X..X..XXXXX..XX......X..X....X... 13
LAN_WRL .........X........XX..............X..... 4
DQ_DATA<13> ..X....X.....XXXXX..X....X.X..X..X..X... 13
LAN_WRL_S ........X....XXXXX..................X... 7
DQ_DATA<15> ...X...X.....XXXXX..X.X...X..X..X...X... 13
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB14 ***********************************
Number of function block inputs used/remaining: 28/26
Number of signals used by logic mapping into function block: 28
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
ROM_OE_S 2 0 0 3 FB14_1 (b) (b)
LAN_WR_RST 2 0 0 3 FB14_2 (b) (b)
OVR 1 0 0 4 FB14_3 100 I/O O
LAN_RST_SM_FSM_FFd1 2 0 0 3 FB14_4 (b) (b)
LAN_IRQ_D0 2 0 0 3 FB14_5 101 I/O I
LAN_CS_RST 2 0 0 3 FB14_6 102 I/O I
IDE_R_S 2 0 0 3 FB14_7 (b) (b)
Z3_ADR<9> 3 0 0 2 FB14_8 103 I/O I
Z3_ADR<8> 3 0 0 2 FB14_9 (b) (b)
LAN_RST_SM_FSM_FFd3 3 0 0 2 FB14_10 104 I/O I
CFOUT 1 0 0 4 FB14_11 105 I/O O
LAN_RST_SM_FSM_FFd2 3 0 0 2 FB14_12 (b) (b)
LAN_IRQ_OUT 3 0 0 2 FB14_13 (b) (b)
SLAVE 4 0 0 1 FB14_14 106 I/O O
OWN 0 0 0 5 FB14_15 107 I/O O
CP_WE_S 3 0 0 2 FB14_16 (b) (b)
CP_RD_S 3 0 0 2 FB14_17 (b) (b)
AUTO_CONFIG_Z2_DONE<2>
3 0 0 2 FB14_18 (b) (b)
Signals Used by Logic in Function Block
1: AS_D0 11: CP_WE_S/CP_WE_S_CLKF 20: LAN_IRQ_OUT
2: AS_D1 12: FCS 21: LAN_RST_SM_FSM_FFd1
3: AS 13: IDE_ACCESS 22: LAN_RST_SM_FSM_FFd2
4: AUTOBOOT_OFF 14: A<10>.PIN 23: LAN_RST_SM_FSM_FFd3
5: AUTOCONFIG_Z2_ACCESS 15: A<11>.PIN 24: LDS
6: AUTO_CONFIG_Z2_DONE<0> 16: IDE_ENABLE 25: RESET
7: AUTO_CONFIG_Z2_DONE<1> 17: LAN_ACCESS 26: RW
8: AUTO_CONFIG_Z2_DONE<2> 18: LAN_INT 27: UDS
9: AUTO_CONFIG_Z2_DONE_CYCLE<2> 19: LAN_IRQ_D0 28: Z3
10: CP_CS
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
ROM_OE_S ............X..X........XX.............. 4
LAN_WR_RST .....................XX.X............... 3
OVR ...........X....X....................... 2
LAN_RST_SM_FSM_FFd1 ....................XXX.X............... 4
LAN_IRQ_D0 .................X......X............... 2
LAN_CS_RST .....................XX.X............... 3
IDE_R_S ............X..X........XX.............. 4
Z3_ADR<9> .X.........X..X.........X..X............ 5
Z3_ADR<8> .X.........X.X..........X..X............ 5
LAN_RST_SM_FSM_FFd3 ....................XX..X............... 3
CFOUT .....XXX................................ 3
LAN_RST_SM_FSM_FFd2 ....................XXX.X............... 4
LAN_IRQ_OUT .................XXX....X............... 4
SLAVE ..X.X....X.XX...X....................... 6
OWN ........................................ 0
CP_WE_S .........XX............X.XX............. 5
CP_RD_S .........XX............X.XX............. 5
AUTO_CONFIG_Z2_DONE<2>
X..X...XX...............X............... 5
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB15 ***********************************
Number of function block inputs used/remaining: 39/15
Number of signals used by logic mapping into function block: 39
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 /\5 0 FB15_1 (b) (b)
(unused) 0 0 /\5 0 FB15_2 79 I/O I
SHUT_UP_Z2<0> 3 0 /\1 1 FB15_3 80 I/O I
AUTO_CONFIG_Z2_DONE_CYCLE<1>
3 0 \/1 1 FB15_4 (b) (b)
LAN_SM_FSM_FFd1 5 1<- \/1 0 FB15_5 (b) (b)
LAN_RD_S 5 1<- \/1 0 FB15_6 (b) (b)
LAN_SM_FSM_FFd3 6 1<- 0 0 FB15_7 (b) (b)
(unused) 0 0 \/5 0 FB15_8 81 I/O I
LAN_READY 7 5<- \/3 0 FB15_9 (b) (b)
DQ_DATA<9> 13 8<- 0 0 FB15_10 82 I/O I
(unused) 0 0 /\5 0 FB15_11 83 I/O I
DTACK 1 0 \/4 0 FB15_12 85 I/O O
Z3_A_LOW 10 5<- 0 0 FB15_13 (b) (b)
A<23> 5 1<- /\1 0 FB15_14 86 I/O I/O
A<22> 5 1<- /\1 0 FB15_15 87 I/O I/O
LAN_SM_FSM_FFd2 6 2<- /\1 0 FB15_16 (b) (b)
A<21> 5 2<- /\2 0 FB15_17 88 I/O I/O
D_Z2_OUT<0> 14 11<- /\2 0 FB15_18 (b) (b)
Signals Used by Logic in Function Block
1: AS_D0 14: DS0 27: DQ<15>.PIN
2: AUTOCONFIG_Z2_ACCESS 15: DS1 28: DQ<14>.PIN
3: AUTO_CONFIG_Z2_DONE<0> 16: FCS 29: DQ<13>.PIN
4: AUTO_CONFIG_Z2_DONE<1> 17: A<9>.PIN 30: DQ<7>.PIN
5: AUTO_CONFIG_Z2_DONE_CYCLE<1> 18: LAN_ACCESS 31: DQ<6>.PIN
6: A<1> 19: LAN_READY 32: DQ<5>.PIN
7: A<2> 20: LAN_SM_FSM_FFd1 33: D<9>.PIN
8: A<3> 21: LAN_SM_FSM_FFd2 34: D<1>.PIN
9: A<4> 22: LAN_SM_FSM_FFd3 35: RESET
10: A<5> 23: LAN_SM_FSM_FFd4 36: RW
11: A<6> 24: LAN_SM_RST 37: SHUT_UP_Z2<0>
12: DQ_DATA<9> 25: LDS 38: UDS
13: DQ_SWAP 26: A<17>.PIN 39: Z3_ADR<13>
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
SHUT_UP_Z2<0> XXX..XXXXXX.............X.........XXXX.. 14
AUTO_CONFIG_Z2_DONE_CYCLE<1>
XXXXXX.XXXX.............X.........XX.X.. 14
LAN_SM_FSM_FFd1 .............XX....XXXXX................ 7
LAN_RD_S ...................XXXXX...........X..X. 7
LAN_SM_FSM_FFd3 ...................XXXXX..............X. 6
LAN_READY .............XX....XXXXX................ 7
DQ_DATA<9> ...........XX...X..XXXXXXX......XX...X.. 13
DTACK ...............X..X..................... 2
Z3_A_LOW .............XX....XXXXXX............X.. 9
A<23> ............X..X.X.X.XXX..X..X.....X.... 10
A<22> ............X..X.X.X.XXX...X..X....X.... 10
LAN_SM_FSM_FFd2 ...................XXXXX...........X..X. 7
A<21> ............X..X.X.X.XXX....X..X...X.... 10
D_Z2_OUT<0> XXXX.XXXXXX.............X.........X..X.. 13
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB16 ***********************************
Number of function block inputs used/remaining: 27/27
Number of signals used by logic mapping into function block: 27
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 /\5 0 FB16_1 (b) (b)
A<20> 5 0 0 0 FB16_2 91 I/O I/O
A<19> 5 0 0 0 FB16_3 92 I/O I/O
(unused) 0 0 0 5 FB16_4 (b)
Z3_DATA<26> 4 0 0 1 FB16_5 93 I/O I
A<18> 5 0 0 0 FB16_6 94 I/O I/O
Z3_DATA<25> 4 0 0 1 FB16_7 (b) (b)
A<17> 5 0 0 0 FB16_8 95 I/O I/O
Z3_DATA<24> 4 0 0 1 FB16_9 (b) (b)
MTACK 0 0 0 5 FB16_10 96 I/O O
A<16> 5 0 0 0 FB16_11 97 I/O I/O
Z3_DATA<18> 4 0 0 1 FB16_12 98 I/O (b)
Z3_DATA<17> 4 0 0 1 FB16_13 (b) (b)
Z3_DATA<16> 4 0 \/1 0 FB16_14 (b) (b)
(unused) 0 0 \/5 0 FB16_15 (b) (b)
DQ_DATA<10> 13 8<- 0 0 FB16_16 (b) (b)
DQ_DATA<2> 13 10<- /\2 0 FB16_17 (b) (b)
(unused) 0 0 /\5 0 FB16_18 (b) (b)
Signals Used by Logic in Function Block
1: DQ_DATA<10> 10: LAN_SM_FSM_FFd4 19: DQ<4>.PIN
2: DQ_DATA<2> 11: LAN_SM_RST 20: DQ<3>.PIN
3: DQ_SWAP 12: LDS 21: DQ<2>.PIN
4: FCS 13: A<18>.PIN 22: DQ<1>.PIN
5: A<10>.PIN 14: DQ<12>.PIN 23: DQ<0>.PIN
6: LAN_ACCESS 15: DQ<11>.PIN 24: D<10>.PIN
7: LAN_SM_FSM_FFd1 16: DQ<10>.PIN 25: D<2>.PIN
8: LAN_SM_FSM_FFd2 17: DQ<9>.PIN 26: RW
9: LAN_SM_FSM_FFd3 18: DQ<8>.PIN 27: UDS
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
A<20> ..XX.XX.XXX..X....X......X.............. 10
A<19> ..XX.XX.XXX...X....X.....X.............. 10
Z3_DATA<26> ..X...XXXXX....X....X................... 8
A<18> ..XX.XX.XXX....X....X....X.............. 10
Z3_DATA<25> ..X...XXXXX.....X....X.................. 8
A<17> ..XX.XX.XXX.....X....X...X.............. 10
Z3_DATA<24> ..X...XXXXX......X....X................. 8
MTACK ........................................ 0
A<16> ..XX.XX.XXX......X....X..X.............. 10
Z3_DATA<18> ..X...XXXXX....X....X................... 8
Z3_DATA<17> ..X...XXXXX.....X....X.................. 8
Z3_DATA<16> ..X...XXXXX......X....X................. 8
DQ_DATA<10> X.X.X.XXXXXXX..........XX.X............. 13
DQ_DATA<2> .XX.X.XXXXXXX..........XX.X............. 13
0----+----1----+----2----+----3----+----4
0 0 0 0
******************************* Equations ********************************
********** Mapped Logic **********
FDCPE_A8: FDCPE port map (A_I(8),A(8),CLK_EXT,'0',LAN_SM_RST,A_CE(8));
A(8) <= ((DQ_SWAP AND DQ(8).PIN)
OR (NOT DQ_SWAP AND DQ(0).PIN));
A_CE(8) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(8) <= A_I(8) when A_OE(8) = '1' else 'Z';
A_OE(8) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A9: FDCPE port map (A_I(9),A(9),CLK_EXT,'0',LAN_SM_RST,A_CE(9));
A(9) <= ((DQ_SWAP AND DQ(9).PIN)
OR (NOT DQ_SWAP AND DQ(1).PIN));
A_CE(9) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(9) <= A_I(9) when A_OE(9) = '1' else 'Z';
A_OE(9) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A10: FDCPE port map (A_I(10),A(10),CLK_EXT,'0',LAN_SM_RST,A_CE(10));
A(10) <= ((DQ_SWAP AND DQ(10).PIN)
OR (NOT DQ_SWAP AND DQ(2).PIN));
A_CE(10) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(10) <= A_I(10) when A_OE(10) = '1' else 'Z';
A_OE(10) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A11: FDCPE port map (A_I(11),A(11),CLK_EXT,'0',LAN_SM_RST,A_CE(11));
A(11) <= ((NOT DQ_SWAP AND DQ(3).PIN)
OR (DQ_SWAP AND DQ(11).PIN));
A_CE(11) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(11) <= A_I(11) when A_OE(11) = '1' else 'Z';
A_OE(11) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A12: FDCPE port map (A_I(12),A(12),CLK_EXT,'0',LAN_SM_RST,A_CE(12));
A(12) <= ((DQ_SWAP AND DQ(12).PIN)
OR (NOT DQ_SWAP AND DQ(4).PIN));
A_CE(12) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(12) <= A_I(12) when A_OE(12) = '1' else 'Z';
A_OE(12) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A13: FDCPE port map (A_I(13),A(13),CLK_EXT,'0',LAN_SM_RST,A_CE(13));
A(13) <= ((DQ_SWAP AND DQ(13).PIN)
OR (NOT DQ_SWAP AND DQ(5).PIN));
A_CE(13) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(13) <= A_I(13) when A_OE(13) = '1' else 'Z';
A_OE(13) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A14: FDCPE port map (A_I(14),A(14),CLK_EXT,'0',LAN_SM_RST,A_CE(14));
A(14) <= ((DQ_SWAP AND DQ(14).PIN)
OR (NOT DQ_SWAP AND DQ(6).PIN));
A_CE(14) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(14) <= A_I(14) when A_OE(14) = '1' else 'Z';
A_OE(14) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A15: FDCPE port map (A_I(15),A(15),CLK_EXT,'0',LAN_SM_RST,A_CE(15));
A(15) <= ((DQ_SWAP AND DQ(15).PIN)
OR (NOT DQ_SWAP AND DQ(7).PIN));
A_CE(15) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(15) <= A_I(15) when A_OE(15) = '1' else 'Z';
A_OE(15) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A16: FDCPE port map (A_I(16),A(16),CLK_EXT,'0',LAN_SM_RST,A_CE(16));
A(16) <= ((DQ_SWAP AND DQ(0).PIN)
OR (NOT DQ_SWAP AND DQ(8).PIN));
A_CE(16) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(16) <= A_I(16) when A_OE(16) = '1' else 'Z';
A_OE(16) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A17: FDCPE port map (A_I(17),A(17),CLK_EXT,'0',LAN_SM_RST,A_CE(17));
A(17) <= ((DQ_SWAP AND DQ(1).PIN)
OR (NOT DQ_SWAP AND DQ(9).PIN));
A_CE(17) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(17) <= A_I(17) when A_OE(17) = '1' else 'Z';
A_OE(17) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A18: FDCPE port map (A_I(18),A(18),CLK_EXT,'0',LAN_SM_RST,A_CE(18));
A(18) <= ((DQ_SWAP AND DQ(2).PIN)
OR (NOT DQ_SWAP AND DQ(10).PIN));
A_CE(18) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(18) <= A_I(18) when A_OE(18) = '1' else 'Z';
A_OE(18) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A19: FDCPE port map (A_I(19),A(19),CLK_EXT,'0',LAN_SM_RST,A_CE(19));
A(19) <= ((DQ_SWAP AND DQ(3).PIN)
OR (NOT DQ_SWAP AND DQ(11).PIN));
A_CE(19) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(19) <= A_I(19) when A_OE(19) = '1' else 'Z';
A_OE(19) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A20: FDCPE port map (A_I(20),A(20),CLK_EXT,'0',LAN_SM_RST,A_CE(20));
A(20) <= ((DQ_SWAP AND DQ(4).PIN)
OR (NOT DQ_SWAP AND DQ(12).PIN));
A_CE(20) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(20) <= A_I(20) when A_OE(20) = '1' else 'Z';
A_OE(20) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A21: FDCPE port map (A_I(21),A(21),CLK_EXT,'0',LAN_SM_RST,A_CE(21));
A(21) <= ((DQ_SWAP AND DQ(5).PIN)
OR (NOT DQ_SWAP AND DQ(13).PIN));
A_CE(21) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(21) <= A_I(21) when A_OE(21) = '1' else 'Z';
A_OE(21) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A22: FDCPE port map (A_I(22),A(22),CLK_EXT,'0',LAN_SM_RST,A_CE(22));
A(22) <= ((DQ_SWAP AND DQ(6).PIN)
OR (NOT DQ_SWAP AND DQ(14).PIN));
A_CE(22) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(22) <= A_I(22) when A_OE(22) = '1' else 'Z';
A_OE(22) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_A23: FDCPE port map (A_I(23),A(23),CLK_EXT,'0',LAN_SM_RST,A_CE(23));
A(23) <= ((DQ_SWAP AND DQ(7).PIN)
OR (NOT DQ_SWAP AND DQ(15).PIN));
A_CE(23) <= (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1);
A(23) <= A_I(23) when A_OE(23) = '1' else 'Z';
A_OE(23) <= (RW AND LAN_ACCESS AND NOT FCS);
FDCPE_AS_D0: FDCPE port map (AS_D0,AS,CLK_EXT,'0',NOT RESET);
FDCPE_AS_D1: FDCPE port map (AS_D1,FCS,CLK_EXT,'0','0',RESET);
FDCPE_AUTOCONFIG_Z2_ACCESS: FDCPE port map (AUTOCONFIG_Z2_ACCESS,AUTOCONFIG_Z2_ACCESS_D,CLK_EXT,NOT RESET,'0');
AUTOCONFIG_Z2_ACCESS_D <= ((NOT AS AND NOT LAN_ACCESS AND NOT AUTO_CONFIG_Z2_DONE(0) AND
A(23).PIN AND A(22).PIN AND A(21).PIN AND A(19).PIN AND NOT CFIN AND
NOT A(16).PIN AND NOT A(20).PIN AND NOT A(18).PIN AND NOT A(17).PIN)
OR (NOT AS AND NOT LAN_ACCESS AND NOT AUTO_CONFIG_Z2_DONE(1) AND
A(23).PIN AND A(22).PIN AND A(21).PIN AND A(19).PIN AND NOT CFIN AND
NOT A(16).PIN AND NOT A(20).PIN AND NOT A(18).PIN AND NOT A(17).PIN)
OR (NOT AS AND NOT LAN_ACCESS AND NOT AUTO_CONFIG_Z2_DONE(2) AND
A(23).PIN AND A(22).PIN AND A(21).PIN AND A(19).PIN AND NOT CFIN AND
NOT A(16).PIN AND NOT A(20).PIN AND NOT A(18).PIN AND NOT A(17).PIN));
FDCPE_AUTO_CONFIG_Z2_DONE0: FDCPE port map (AUTO_CONFIG_Z2_DONE(0),AUTO_CONFIG_Z2_DONE_D(0),CLK_EXT,NOT RESET,'0',AS_D0);
AUTO_CONFIG_Z2_DONE_D(0) <= (NOT AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE_CYCLE(0));
FDCPE_AUTO_CONFIG_Z2_DONE1: FDCPE port map (AUTO_CONFIG_Z2_DONE(1),AUTO_CONFIG_Z2_DONE_D(1),CLK_EXT,NOT RESET,'0',AS_D0);
AUTO_CONFIG_Z2_DONE_D(1) <= (NOT AUTO_CONFIG_Z2_DONE(1) AND
NOT AUTO_CONFIG_Z2_DONE_CYCLE(1));
FDCPE_AUTO_CONFIG_Z2_DONE2: FDCPE port map (AUTO_CONFIG_Z2_DONE(2),AUTO_CONFIG_Z2_DONE_D(2),CLK_EXT,NOT RESET,'0',AS_D0);
AUTO_CONFIG_Z2_DONE_D(2) <= (AUTOBOOT_OFF AND NOT AUTO_CONFIG_Z2_DONE(2) AND
NOT AUTO_CONFIG_Z2_DONE_CYCLE(2));
FTCPE_AUTO_CONFIG_Z2_DONE_CYCLE0: FTCPE port map (AUTO_CONFIG_Z2_DONE_CYCLE(0),AUTO_CONFIG_Z2_DONE_CYCLE_T(0),CLK_EXT,NOT RESET,'0');
AUTO_CONFIG_Z2_DONE_CYCLE_T(0) <= ((NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE_CYCLE(0) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT UDS AND NOT A(1) AND
NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE_CYCLE(0) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT LDS AND NOT A(1) AND
NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_AUTO_CONFIG_Z2_DONE_CYCLE1: FTCPE port map (AUTO_CONFIG_Z2_DONE_CYCLE(1),AUTO_CONFIG_Z2_DONE_CYCLE_T(1),CLK_EXT,NOT RESET,'0');
AUTO_CONFIG_Z2_DONE_CYCLE_T(1) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE_CYCLE(1) AND NOT A(4) AND NOT A(5) AND
A(6) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE_CYCLE(1) AND NOT A(4) AND NOT A(5) AND
A(6) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS));
FTCPE_AUTO_CONFIG_Z2_DONE_CYCLE2: FTCPE port map (AUTO_CONFIG_Z2_DONE_CYCLE(2),AUTO_CONFIG_Z2_DONE_CYCLE_T(2),CLK_EXT,NOT RESET,'0');
AUTO_CONFIG_Z2_DONE_CYCLE_T(2) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND
NOT AUTO_CONFIG_Z2_DONE_CYCLE(2) AND NOT A(4) AND NOT A(5) AND A(6) AND A(3) AND NOT UDS AND NOT A(1) AND
NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND
NOT AUTO_CONFIG_Z2_DONE_CYCLE(2) AND NOT A(4) AND NOT A(5) AND A(6) AND A(3) AND NOT LDS AND NOT A(1) AND
NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
A_LAN(0) <= ((NOT RESET)
OR (LAN_ACCESS AND Z3_A_LOW));
A_LAN(1) <= ((NOT RESET)
OR (LAN_ACCESS AND Z3_ADR_0));
A_LAN(2) <= NOT (((RESET AND LAN_ACCESS AND NOT Z3_ADR_1)
OR (RESET AND NOT LAN_ACCESS AND NOT A(1))));
A_LAN(3) <= ((NOT RESET AND LAN_A_INIT(3))
OR (RESET AND LAN_ACCESS AND Z3_ADR(2))
OR (RESET AND NOT LAN_ACCESS AND A(2)));
A_LAN(4) <= NOT (((RESET AND LAN_ACCESS AND NOT Z3_ADR(3))
OR (RESET AND NOT LAN_ACCESS AND NOT A(3))));
A_LAN(5) <= NOT (((RESET AND LAN_ACCESS AND NOT Z3_ADR(4))
OR (RESET AND NOT LAN_ACCESS AND NOT A(4))));
A_LAN(6) <= ((NOT RESET AND LAN_A_INIT(6))
OR (RESET AND LAN_ACCESS AND Z3_ADR(5))
OR (RESET AND NOT LAN_ACCESS AND A(5)));
A_LAN(7) <= NOT (((RESET AND LAN_ACCESS AND NOT Z3_ADR(6))
OR (RESET AND NOT LAN_ACCESS AND NOT A(6))));
A_LAN(8) <= NOT (((RESET AND LAN_ACCESS AND NOT Z3_ADR(7))
OR (RESET AND NOT LAN_ACCESS AND NOT A(7))));
A_LAN(9) <= NOT (((RESET AND LAN_ACCESS AND NOT Z3_ADR(8))
OR (RESET AND NOT LAN_ACCESS AND NOT A(8).PIN)));
A_LAN(10) <= NOT (((RESET AND LAN_ACCESS AND NOT Z3_ADR(9))
OR (RESET AND NOT LAN_ACCESS AND NOT A(9).PIN)));
A_LAN(11) <= NOT (((RESET AND LAN_ACCESS AND NOT Z3_ADR(10))
OR (RESET AND NOT LAN_ACCESS AND NOT A(10).PIN)));
A_LAN(12) <= NOT (((RESET AND LAN_ACCESS AND NOT Z3_ADR(11))
OR (RESET AND NOT LAN_ACCESS AND NOT A(11).PIN)));
A_LAN(13) <= NOT (((RESET AND LAN_ACCESS AND NOT Z3_ADR(12))
OR (RESET AND NOT LAN_ACCESS AND NOT A(12).PIN)));
CFOUT <= NOT ((AUTO_CONFIG_Z2_DONE(0) AND AUTO_CONFIG_Z2_DONE(1) AND
AUTO_CONFIG_Z2_DONE(2)));
FTCPE_CP_BASEADR0: FTCPE port map (CP_BASEADR(0),CP_BASEADR_T(0),CLK_EXT,'0',NOT RESET);
CP_BASEADR_T(0) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(8).PIN AND NOT CP_BASEADR(0) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(8).PIN AND NOT CP_BASEADR(0) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(8).PIN AND CP_BASEADR(0) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(8).PIN AND CP_BASEADR(0) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS));
FTCPE_CP_BASEADR1: FTCPE port map (CP_BASEADR(1),CP_BASEADR_T(1),CLK_EXT,'0',NOT RESET);
CP_BASEADR_T(1) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(9).PIN AND NOT CP_BASEADR(1) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(9).PIN AND NOT CP_BASEADR(1) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(9).PIN AND CP_BASEADR(1) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(9).PIN AND CP_BASEADR(1) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS));
FTCPE_CP_BASEADR2: FTCPE port map (CP_BASEADR(2),CP_BASEADR_T(2),CLK_EXT,'0',NOT RESET);
CP_BASEADR_T(2) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(10).PIN AND NOT CP_BASEADR(2) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(10).PIN AND NOT CP_BASEADR(2) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(10).PIN AND CP_BASEADR(2) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(10).PIN AND CP_BASEADR(2) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS));
FTCPE_CP_BASEADR3: FTCPE port map (CP_BASEADR(3),CP_BASEADR_T(3),CLK_EXT,'0',NOT RESET);
CP_BASEADR_T(3) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(11).PIN AND NOT CP_BASEADR(3) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(11).PIN AND NOT CP_BASEADR(3) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(11).PIN AND CP_BASEADR(3) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(11).PIN AND CP_BASEADR(3) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS));
FTCPE_CP_BASEADR4: FTCPE port map (CP_BASEADR(4),CP_BASEADR_T(4),CLK_EXT,'0',NOT RESET);
CP_BASEADR_T(4) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(12).PIN AND NOT CP_BASEADR(4) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(12).PIN AND NOT CP_BASEADR(4) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(12).PIN AND CP_BASEADR(4) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(12).PIN AND CP_BASEADR(4) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS));
FTCPE_CP_BASEADR5: FTCPE port map (CP_BASEADR(5),CP_BASEADR_T(5),CLK_EXT,'0',NOT RESET);
CP_BASEADR_T(5) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(13).PIN AND NOT CP_BASEADR(5) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(13).PIN AND NOT CP_BASEADR(5) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(13).PIN AND CP_BASEADR(5) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(13).PIN AND CP_BASEADR(5) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS));
FTCPE_CP_BASEADR6: FTCPE port map (CP_BASEADR(6),CP_BASEADR_T(6),CLK_EXT,'0',NOT RESET);
CP_BASEADR_T(6) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(14).PIN AND NOT CP_BASEADR(6) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(14).PIN AND NOT CP_BASEADR(6) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(14).PIN AND CP_BASEADR(6) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(14).PIN AND CP_BASEADR(6) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS));
FTCPE_CP_BASEADR7: FTCPE port map (CP_BASEADR(7),CP_BASEADR_T(7),CLK_EXT,'0',NOT RESET);
CP_BASEADR_T(7) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(15).PIN AND NOT CP_BASEADR(7) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND D(15).PIN AND NOT CP_BASEADR(7) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(15).PIN AND CP_BASEADR(7) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT D(15).PIN AND CP_BASEADR(7) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS));
FDCPE_CP_CS: FDCPE port map (CP_CS,CP_CS_D,CLK_EXT,'0',NOT RESET);
CP_CS_D <= ((AS)
OR (LAN_ACCESS)
OR (SHUT_UP_Z2(1))
OR (EXP29_.EXP)
OR (CP_BASEADR(0) AND NOT A(16).PIN)
OR (CP_BASEADR(1) AND NOT A(17).PIN)
OR (NOT CP_BASEADR(1) AND A(17).PIN)
OR (CP_BASEADR(3) AND NOT A(19).PIN)
OR (NOT CP_BASEADR(3) AND A(19).PIN)
OR (NOT CP_BASEADR(0) AND A(16).PIN));
CP_RD <= NOT ((NOT AS AND NOT CP_RD_S));
FDCPE_CP_RD_S: FDCPE port map (CP_RD_S,CP_RD_S_D,CP_WE_S/CP_WE_S_CLKF,'0','0');
CP_RD_S_D <= ((RW AND NOT UDS AND NOT CP_CS)
OR (RW AND NOT LDS AND NOT CP_CS));
CP_WE <= NOT ((NOT AS AND NOT CP_WE_S AND CP_WE_QUIRK));
FDCPE_CP_WE_QUIRK: FDCPE port map (CP_WE_QUIRK,CP_WE_S,CP_WE_S/CP_WE_S_CLKF,'0','0');
FDCPE_CP_WE_S: FDCPE port map (CP_WE_S,CP_WE_S_D,CP_WE_S/CP_WE_S_CLKF,'0','0');
CP_WE_S_D <= ((NOT RW AND NOT UDS AND NOT CP_CS)
OR (NOT RW AND NOT LDS AND NOT CP_CS));
CP_WE_S/CP_WE_S_CLKF <= C3
XOR
CP_WE_S/CP_WE_S_CLKF <= C1;
D_I(0) <= ((NOT AS AND RW AND AUTOCONFIG_Z2_ACCESS AND FCS)
OR (RW AND LAN_ACCESS AND Z3_DATA(16) AND NOT FCS)
OR (NOT RW AND DQ(0).PIN)
OR (NOT LAN_ACCESS AND DQ(0).PIN)
OR (FCS AND DQ(0).PIN)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND AUTOCONFIG_Z2_ACCESS));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(1) <= ((FCS AND DQ(1).PIN)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND AUTOCONFIG_Z2_ACCESS)
OR (NOT AS AND RW AND AUTOCONFIG_Z2_ACCESS AND FCS)
OR (RW AND LAN_ACCESS AND Z3_DATA(17) AND NOT FCS)
OR (NOT RW AND DQ(1).PIN)
OR (NOT LAN_ACCESS AND DQ(1).PIN));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(2) <= ((FCS AND DQ(2).PIN)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND AUTOCONFIG_Z2_ACCESS)
OR (NOT AS AND RW AND AUTOCONFIG_Z2_ACCESS AND FCS)
OR (RW AND LAN_ACCESS AND Z3_DATA(18) AND NOT FCS)
OR (NOT RW AND DQ(2).PIN)
OR (NOT LAN_ACCESS AND DQ(2).PIN));
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(3) <= ((NOT AS AND RW AND NOT LAN_ACCESS AND AUTOCONFIG_Z2_ACCESS)
OR (NOT AS AND RW AND AUTOCONFIG_Z2_ACCESS AND FCS)
OR (RW AND LAN_ACCESS AND Z3_DATA(19) AND NOT FCS)
OR (NOT RW AND DQ(3).PIN)
OR (NOT LAN_ACCESS AND DQ(3).PIN)
OR (FCS AND DQ(3).PIN));
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(4) <= ((NOT AS AND RW AND AUTOCONFIG_Z2_ACCESS AND FCS)
OR (RW AND LAN_ACCESS AND Z3_DATA(20) AND NOT FCS)
OR (NOT RW AND DQ(4).PIN)
OR (NOT LAN_ACCESS AND DQ(4).PIN)
OR (FCS AND DQ(4).PIN)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND AUTOCONFIG_Z2_ACCESS));
D(4) <= D_I(4) when D_OE(4) = '1' else 'Z';
D_OE(4) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(5) <= ((NOT AS AND RW AND AUTOCONFIG_Z2_ACCESS AND FCS)
OR (RW AND LAN_ACCESS AND Z3_DATA(21) AND NOT FCS)
OR (NOT RW AND DQ(5).PIN)
OR (NOT LAN_ACCESS AND DQ(5).PIN)
OR (FCS AND DQ(5).PIN)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND AUTOCONFIG_Z2_ACCESS));
D(5) <= D_I(5) when D_OE(5) = '1' else 'Z';
D_OE(5) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(6) <= ((NOT LAN_ACCESS AND DQ(6).PIN)
OR (FCS AND DQ(6).PIN)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND AUTOCONFIG_Z2_ACCESS)
OR (NOT AS AND RW AND AUTOCONFIG_Z2_ACCESS AND FCS)
OR (RW AND LAN_ACCESS AND Z3_DATA(22) AND NOT FCS)
OR (NOT RW AND DQ(6).PIN));
D(6) <= D_I(6) when D_OE(6) = '1' else 'Z';
D_OE(6) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(7) <= ((D_3_IOBUFE.EXP)
OR (NOT RW AND DQ(7).PIN)
OR (NOT LAN_ACCESS AND DQ(7).PIN)
OR (FCS AND DQ(7).PIN)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND AUTOCONFIG_Z2_ACCESS)
OR (NOT AS AND RW AND AUTOCONFIG_Z2_ACCESS AND FCS));
D(7) <= D_I(7) when D_OE(7) = '1' else 'Z';
D_OE(7) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(8) <= NOT (((D_1_IOBUFE.EXP)
OR (AS AND NOT LAN_ACCESS AND NOT DQ(8).PIN)
OR (AS AND FCS AND NOT DQ(8).PIN)
OR (RW AND LAN_ACCESS AND NOT Z3_DATA(24) AND NOT FCS)
OR (NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND NOT DQ(8).PIN AND
CP_CS)
OR (NOT AUTOCONFIG_Z2_ACCESS AND FCS AND NOT DQ(8).PIN AND CP_CS)
OR (NOT RW AND NOT DQ(8).PIN)));
D(8) <= D_I(8) when D_OE(8) = '1' else 'Z';
D_OE(8) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(9) <= NOT (((RW AND LAN_ACCESS AND NOT Z3_DATA(25) AND NOT FCS)
OR (NOT AUTOCONFIG_Z2_ACCESS AND FCS AND NOT DQ(9).PIN AND CP_CS)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND
NOT DQ(1).PIN AND NOT CP_CS)
OR (NOT AS AND RW AND NOT AUTOCONFIG_Z2_ACCESS AND FCS AND
NOT DQ(1).PIN AND NOT CP_CS)
OR (NOT RW AND NOT DQ(9).PIN)
OR (AS AND NOT LAN_ACCESS AND NOT DQ(9).PIN)
OR (AS AND FCS AND NOT DQ(9).PIN)
OR (NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND NOT DQ(9).PIN AND
CP_CS)));
D(9) <= D_I(9) when D_OE(9) = '1' else 'Z';
D_OE(9) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(10) <= NOT (((RW AND LAN_ACCESS AND NOT Z3_DATA(26) AND NOT FCS)
OR (NOT AUTOCONFIG_Z2_ACCESS AND FCS AND NOT DQ(10).PIN AND CP_CS)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND
NOT DQ(2).PIN AND NOT CP_CS)
OR (NOT AS AND RW AND NOT AUTOCONFIG_Z2_ACCESS AND FCS AND
NOT DQ(2).PIN AND NOT CP_CS)
OR (NOT RW AND NOT DQ(10).PIN)
OR (AS AND NOT LAN_ACCESS AND NOT DQ(10).PIN)
OR (AS AND FCS AND NOT DQ(10).PIN)
OR (NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND NOT DQ(10).PIN AND
CP_CS)));
D(10) <= D_I(10) when D_OE(10) = '1' else 'Z';
D_OE(10) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(11) <= NOT (((D_12_IOBUFE.EXP)
OR (NOT RW AND NOT DQ(11).PIN)
OR (AS AND NOT LAN_ACCESS AND NOT DQ(11).PIN)
OR (AS AND FCS AND NOT DQ(11).PIN)
OR (NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND NOT DQ(11).PIN AND
CP_CS)
OR (NOT AUTOCONFIG_Z2_ACCESS AND FCS AND NOT DQ(11).PIN AND CP_CS)));
D(11) <= D_I(11) when D_OE(11) = '1' else 'Z';
D_OE(11) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(12) <= ((LAN_A_INIT(3).EXP)
OR (AS AND NOT LAN_ACCESS AND DQ(12).PIN)
OR (AS AND FCS AND DQ(12).PIN)
OR (RW AND LAN_ACCESS AND Z3_DATA(28) AND NOT FCS)
OR (NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND DQ(12).PIN AND
CP_CS)
OR (NOT AUTOCONFIG_Z2_ACCESS AND FCS AND DQ(12).PIN AND CP_CS)
OR (NOT RW AND DQ(12).PIN));
D(12) <= D_I(12) when D_OE(12) = '1' else 'Z';
D_OE(12) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(13) <= ((EXP37_.EXP)
OR (AS AND NOT LAN_ACCESS AND DQ(13).PIN)
OR (AS AND FCS AND DQ(13).PIN)
OR (RW AND LAN_ACCESS AND Z3_DATA(29) AND NOT FCS)
OR (NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND DQ(13).PIN AND
CP_CS)
OR (NOT AUTOCONFIG_Z2_ACCESS AND FCS AND DQ(13).PIN AND CP_CS)
OR (NOT RW AND DQ(13).PIN));
D(13) <= D_I(13) when D_OE(13) = '1' else 'Z';
D_OE(13) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(14) <= ((D_13_IOBUFE.EXP)
OR (AS AND FCS AND DQ(14).PIN)
OR (RW AND LAN_ACCESS AND Z3_DATA(30) AND NOT FCS)
OR (NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND DQ(14).PIN AND
CP_CS)
OR (NOT AUTOCONFIG_Z2_ACCESS AND FCS AND DQ(14).PIN AND CP_CS)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND AUTOCONFIG_Z2_ACCESS AND
D_Z2_OUT(2))
OR (NOT RW AND DQ(14).PIN)
OR (AS AND NOT LAN_ACCESS AND DQ(14).PIN));
D(14) <= D_I(14) when D_OE(14) = '1' else 'Z';
D_OE(14) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
D_I(15) <= ((RW AND LAN_ACCESS AND Z3_DATA(31) AND NOT FCS)
OR (NOT AUTOCONFIG_Z2_ACCESS AND FCS AND DQ(15).PIN AND CP_CS)
OR (NOT AS AND RW AND NOT LAN_ACCESS AND AUTOCONFIG_Z2_ACCESS AND
D_Z2_OUT(3))
OR (NOT AS AND RW AND AUTOCONFIG_Z2_ACCESS AND FCS AND
D_Z2_OUT(3))
OR (NOT AS AND RW AND NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND
DQ(7).PIN AND NOT CP_CS)
OR (NOT AS AND RW AND NOT AUTOCONFIG_Z2_ACCESS AND FCS AND
DQ(7).PIN AND NOT CP_CS)
OR (NOT RW AND DQ(15).PIN)
OR (AS AND NOT LAN_ACCESS AND DQ(15).PIN)
OR (AS AND FCS AND DQ(15).PIN)
OR (NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND DQ(15).PIN AND
CP_CS));
D(15) <= D_I(15) when D_OE(15) = '1' else 'Z';
D_OE(15) <= D_8_IOBUFE/D_8_IOBUFE_TRST;
DQ_I(0) <= ((NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(0))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(0))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS1 AND NOT FCS AND
DQ_DATA(0))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS0 AND NOT FCS AND
DQ_DATA(0))
OR (RESET AND UDS AND LDS AND DS1 AND DS0 AND D(0).PIN)
OR (RW AND RESET AND D(0).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(0).PIN)
OR (RESET AND FCS AND D(0).PIN));
DQ(0) <= DQ_I(0) when DQ_OE(0) = '1' else 'Z';
DQ_OE(0) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(1) <= ((NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(1))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(1))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS1 AND NOT FCS AND
DQ_DATA(1))
OR (RESET AND UDS AND LDS AND DS1 AND DS0 AND D(1).PIN)
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS0 AND NOT FCS AND
DQ_DATA(1))
OR (NOT RESET AND LAN_D_INIT(1))
OR (RW AND RESET AND D(1).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(1).PIN)
OR (RESET AND FCS AND D(1).PIN));
DQ(1) <= DQ_I(1) when DQ_OE(1) = '1' else 'Z';
DQ_OE(1) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(2) <= ((DQ_5_IOBUFE.EXP)
OR (RW AND RESET AND D(2).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(2).PIN)
OR (RESET AND FCS AND D(2).PIN)
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(2))
OR (RESET AND UDS AND LDS AND DS1 AND DS0 AND D(2).PIN));
DQ(2) <= DQ_I(2) when DQ_OE(2) = '1' else 'Z';
DQ_OE(2) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(3) <= ((NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(3))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(3))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS1 AND NOT FCS AND
DQ_DATA(3))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS0 AND NOT FCS AND
DQ_DATA(3))
OR (RW AND RESET AND D(3).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(3).PIN)
OR (RESET AND FCS AND D(3).PIN)
OR (RESET AND UDS AND LDS AND DS1 AND DS0 AND D(3).PIN));
DQ(3) <= DQ_I(3) when DQ_OE(3) = '1' else 'Z';
DQ_OE(3) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(4) <= DQ(4)_BUFR;
DQ(4) <= DQ_I(4) when DQ_OE(4) = '1' else 'Z';
DQ_OE(4) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ(4)_BUFR <= ((DQ_10_IOBUFE.EXP)
OR (RW AND RESET AND D(4).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(4).PIN)
OR (RESET AND FCS AND D(4).PIN)
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(4))
OR (RESET AND UDS AND LDS AND DS1 AND DS0 AND D(4).PIN)
OR (NOT RESET AND LAN_D_INIT(1)));
DQ_I(5) <= ((_19_.EXP)
OR (RW AND RESET AND D(5).PIN)
OR (RESET AND FCS AND D(5).PIN)
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(5))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(5))
OR (RESET AND UDS AND LDS AND DS1 AND DS0 AND D(5).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(5).PIN));
DQ(5) <= DQ_I(5) when DQ_OE(5) = '1' else 'Z';
DQ_OE(5) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(6) <= ((_18_.EXP)
OR (RW AND RESET AND D(6).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(6).PIN)
OR (RESET AND FCS AND D(6).PIN)
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(6))
OR (RESET AND UDS AND LDS AND DS1 AND DS0 AND D(6).PIN));
DQ(6) <= DQ_I(6) when DQ_OE(6) = '1' else 'Z';
DQ_OE(6) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(7) <= ((NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(7))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(7))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS1 AND NOT FCS AND
DQ_DATA(7))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS0 AND NOT FCS AND
DQ_DATA(7))
OR (RW AND RESET AND D(7).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(7).PIN)
OR (RESET AND FCS AND D(7).PIN)
OR (RESET AND UDS AND LDS AND DS1 AND DS0 AND D(7).PIN));
DQ(7) <= DQ_I(7) when DQ_OE(7) = '1' else 'Z';
DQ_OE(7) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(8) <= DQ(8)_BUFR;
DQ(8) <= DQ_I(8) when DQ_OE(8) = '1' else 'Z';
DQ_OE(8) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ(8)_BUFR <= ((NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(8))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(8))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS1 AND NOT FCS AND
DQ_DATA(8))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS0 AND NOT FCS AND
DQ_DATA(8))
OR (NOT RESET AND LAN_D_INIT(8))
OR (RW AND RESET AND D(8).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(8).PIN)
OR (RESET AND D(8).PIN AND FCS)
OR (RESET AND D(8).PIN AND UDS AND LDS AND DS1 AND DS0));
DQ_I(9) <= ((NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(9))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(9))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS1 AND NOT FCS AND
DQ_DATA(9))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS0 AND NOT FCS AND
DQ_DATA(9))
OR (RESET AND D(9).PIN AND UDS AND LDS AND DS1 AND DS0)
OR (NOT RESET AND LAN_D_INIT(1))
OR (RW AND RESET AND D(9).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(9).PIN)
OR (RESET AND D(9).PIN AND FCS));
DQ(9) <= DQ_I(9) when DQ_OE(9) = '1' else 'Z';
DQ_OE(9) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(10) <= ((EXP56_.EXP)
OR (RW AND RESET AND D(10).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(10).PIN)
OR (RESET AND D(10).PIN AND FCS)
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(10))
OR (RESET AND D(10).PIN AND UDS AND LDS AND DS1 AND DS0)
OR (NOT RESET AND LAN_D_INIT(8)));
DQ(10) <= DQ_I(10) when DQ_OE(10) = '1' else 'Z';
DQ_OE(10) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(11) <= ((NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(11))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(11))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS1 AND NOT FCS AND
DQ_DATA(11))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS0 AND NOT FCS AND
DQ_DATA(11))
OR (RESET AND D(11).PIN AND UDS AND LDS AND DS1 AND DS0)
OR (NOT RESET AND LAN_D_INIT(8))
OR (RW AND RESET AND D(11).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(11).PIN)
OR (RESET AND D(11).PIN AND FCS));
DQ(11) <= DQ_I(11) when DQ_OE(11) = '1' else 'Z';
DQ_OE(11) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(12) <= ((NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(12))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(12))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS1 AND NOT FCS AND
DQ_DATA(12))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS0 AND NOT FCS AND
DQ_DATA(12))
OR (RW AND RESET AND D(12).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(12).PIN)
OR (RESET AND D(12).PIN AND FCS)
OR (RESET AND D(12).PIN AND UDS AND LDS AND DS1 AND DS0));
DQ(12) <= DQ_I(12) when DQ_OE(12) = '1' else 'Z';
DQ_OE(12) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(13) <= ((NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(13))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(13))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS1 AND NOT FCS AND
DQ_DATA(13))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS0 AND NOT FCS AND
DQ_DATA(13))
OR (RW AND RESET AND D(13).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(13).PIN)
OR (RESET AND D(13).PIN AND FCS)
OR (RESET AND D(13).PIN AND UDS AND LDS AND DS1 AND DS0));
DQ(13) <= DQ_I(13) when DQ_OE(13) = '1' else 'Z';
DQ_OE(13) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(14) <= ((LAN_WRH_OBUF.EXP)
OR (RW AND RESET AND D(14).PIN)
OR (RESET AND D(14).PIN AND FCS)
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(14))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(14))
OR (RESET AND D(14).PIN AND UDS AND LDS AND DS1 AND DS0)
OR (RESET AND NOT LAN_ACCESS AND D(14).PIN));
DQ(14) <= DQ_I(14) when DQ_OE(14) = '1' else 'Z';
DQ_OE(14) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_I(15) <= ((NOT RW AND RESET AND LAN_ACCESS AND NOT UDS AND NOT FCS AND
DQ_DATA(15))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT LDS AND NOT FCS AND
DQ_DATA(15))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS1 AND NOT FCS AND
DQ_DATA(15))
OR (NOT RW AND RESET AND LAN_ACCESS AND NOT DS0 AND NOT FCS AND
DQ_DATA(15))
OR (RESET AND D(15).PIN AND UDS AND LDS AND DS1 AND DS0)
OR (RW AND RESET AND D(15).PIN)
OR (RESET AND NOT LAN_ACCESS AND D(15).PIN)
OR (RESET AND D(15).PIN AND FCS));
DQ(15) <= DQ_I(15) when DQ_OE(15) = '1' else 'Z';
DQ_OE(15) <= DQ_9_IOBUFE/DQ_9_IOBUFE_TRST;
DQ_9_IOBUFE/DQ_9_IOBUFE_TRST <= ((NOT RESET)
OR (NOT RW AND LAN_ACCESS AND NOT DS1 AND NOT FCS)
OR (NOT RW AND LAN_ACCESS AND NOT DS0 AND NOT FCS)
OR (NOT AS AND NOT RW AND IDE_ACCESS)
OR (NOT AS AND NOT RW AND NOT CP_CS)
OR (NOT RW AND LAN_ACCESS AND NOT UDS AND NOT FCS)
OR (NOT RW AND LAN_ACCESS AND NOT LDS AND NOT FCS));
FDCPE_DQ_DATA0: FDCPE port map (DQ_DATA(0),DQ_DATA_D(0),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(0) <= ((DQ_SWAP AND D(8).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND UDS AND LDS AND A(16).PIN AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND A(8).PIN AND UDS AND LDS AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND A(16).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(8).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND D(8).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(0).PIN)
OR (NOT DQ_SWAP AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(0).PIN)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(0))
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(0))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(0))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(0)));
FDCPE_DQ_DATA1: FDCPE port map (DQ_DATA(1),DQ_DATA_D(1),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(1) <= ((DQ_SWAP AND A(17).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(9).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (LAN_WRL_OBUF.EXP)
OR (DQ_SWAP AND D(9).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND D(9).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(1).PIN)
OR (NOT DQ_SWAP AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(1).PIN)
OR (DQ_SWAP AND UDS AND LDS AND A(17).PIN AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(1))
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(1))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(1))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(1)));
FDCPE_DQ_DATA2: FDCPE port map (DQ_DATA(2),DQ_DATA_D(2),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(2) <= ((EXP80_.EXP)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(2))
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(2))
OR (DQ_SWAP AND A(18).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(10).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND D(10).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(2))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(2)));
FDCPE_DQ_DATA3: FDCPE port map (DQ_DATA(3),DQ_DATA_D(3),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(3) <= ((EXP33_.EXP)
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(3))
OR (DQ_SWAP AND A(19).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(11).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND D(11).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND D(11).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(3))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(3))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(3)));
FDCPE_DQ_DATA4: FDCPE port map (DQ_DATA(4),DQ_DATA_D(4),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(4) <= ((EXP48_.EXP)
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(4))
OR (DQ_SWAP AND A(20).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(12).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND D(12).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND D(12).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(4))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(4))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(4)));
FDCPE_DQ_DATA5: FDCPE port map (DQ_DATA(5),DQ_DATA_D(5),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(5) <= ((EXP72_.EXP)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(5))
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(5))
OR (DQ_SWAP AND A(21).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(13).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND D(13).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(5))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(5)));
FDCPE_DQ_DATA6: FDCPE port map (DQ_DATA(6),DQ_DATA_D(6),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(6) <= ((DQ_SWAP AND A(22).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(14).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND D(14).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND D(14).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(6).PIN)
OR (NOT DQ_SWAP AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(6).PIN)
OR (DQ_SWAP AND UDS AND LDS AND A(22).PIN AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND A(14).PIN AND UDS AND LDS AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(6))
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(6))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(6))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(6)));
FDCPE_DQ_DATA7: FDCPE port map (DQ_DATA(7),DQ_DATA_D(7),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(7) <= ((LAN_INT_ENABLE.EXP)
OR (DQ_SWAP AND A(23).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(15).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND D(15).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND D(15).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(7).PIN)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(7))
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(7))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(7))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(7)));
FDCPE_DQ_DATA8: FDCPE port map (DQ_DATA(8),DQ_DATA_D(8),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(8) <= ((ROM_B_0_OBUF.EXP)
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(8))
OR (DQ_SWAP AND A(8).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(16).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(0).PIN)
OR (DQ_SWAP AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(0).PIN)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(8))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(8))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(8)));
FDCPE_DQ_DATA9: FDCPE port map (DQ_DATA(9),DQ_DATA_D(9),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(9) <= ((DQ_SWAP AND A(9).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(17).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(1).PIN)
OR (DQ_SWAP AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(1).PIN)
OR (NOT DQ_SWAP AND D(9).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND D(9).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND A(9).PIN AND UDS AND LDS AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND UDS AND LDS AND A(17).PIN AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(9))
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(9))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(9))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(9)));
FDCPE_DQ_DATA10: FDCPE port map (DQ_DATA(10),DQ_DATA_D(10),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(10) <= ((Z3_DATA(16).EXP)
OR (DQ_SWAP AND A(10).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(18).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(2).PIN)
OR (NOT DQ_SWAP AND D(10).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND D(10).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(2).PIN)
OR (DQ_SWAP AND A(10).PIN AND UDS AND LDS AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(10))
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(10))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(10))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(10)));
FDCPE_DQ_DATA11: FDCPE port map (DQ_DATA(11),DQ_DATA_D(11),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(11) <= ((A_LAN_9_OBUF.EXP)
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(11))
OR (DQ_SWAP AND A(11).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(19).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND D(11).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND D(11).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(11))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(11))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(11)));
FDCPE_DQ_DATA12: FDCPE port map (DQ_DATA(12),DQ_DATA_D(12),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(12) <= ((EXP49_.EXP)
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(12))
OR (DQ_SWAP AND A(12).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(20).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND D(12).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND D(12).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(12))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(12))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(12)));
FDCPE_DQ_DATA13: FDCPE port map (DQ_DATA(13),DQ_DATA_D(13),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(13) <= ((DQ_SWAP AND A(13).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(21).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_SWAP AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(5).PIN)
OR (NOT DQ_SWAP AND D(13).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND D(13).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(5).PIN)
OR (DQ_SWAP AND A(13).PIN AND UDS AND LDS AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND UDS AND LDS AND A(21).PIN AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(13))
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(13))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(13))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(13)));
FDCPE_DQ_DATA14: FDCPE port map (DQ_DATA(14),DQ_DATA_D(14),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(14) <= ((DQ_SWAP AND A(14).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(22).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (DQ_DATA(4).EXP)
OR (DQ_SWAP AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(6).PIN)
OR (DQ_SWAP AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND D(6).PIN)
OR (NOT DQ_SWAP AND D(14).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND D(14).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (DQ_SWAP AND A(14).PIN AND UDS AND LDS AND
NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(14))
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(14))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(14))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(14)));
FDCPE_DQ_DATA15: FDCPE port map (DQ_DATA(15),DQ_DATA_D(15),CLK_EXT,'0',LAN_SM_RST);
DQ_DATA_D(15) <= ((CP_RD_OBUF.EXP)
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1 AND DQ_DATA(15))
OR (DQ_SWAP AND A(15).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND A(23).PIN AND LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (NOT DQ_SWAP AND D(15).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (NOT DQ_SWAP AND D(15).PIN AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND DQ_DATA(15))
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND DQ_DATA(15))
OR (LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND DQ_DATA(15)));
FDCPE_DQ_SWAP: FDCPE port map (DQ_SWAP,DQ_SWAP_D,CLK_EXT,'0',NOT RESET);
DQ_SWAP_D <= ((FCS)
OR (NOT Z3)
OR (EXP66_.EXP)
OR (DQ_SWAP AND NOT AS_D1)
OR (NOT A(13).PIN AND AS_D1)
OR (D(8).PIN AND NOT LAN_BASEADR(8) AND AS_D1)
OR (NOT D(8).PIN AND LAN_BASEADR(8) AND AS_D1)
OR (D(9).PIN AND NOT LAN_BASEADR(9) AND AS_D1)
OR (EXP69_.EXP)
OR (NOT D(9).PIN AND LAN_BASEADR(9) AND AS_D1)
OR (D(10).PIN AND NOT LAN_BASEADR(10) AND AS_D1)
OR (NOT D(10).PIN AND LAN_BASEADR(10) AND AS_D1)
OR (D(11).PIN AND NOT LAN_BASEADR(11) AND AS_D1)
OR (NOT D(11).PIN AND LAN_BASEADR(11) AND AS_D1)
OR (NOT A(14).PIN AND AS_D1)
OR (AS_D1 AND SHUT_UP_Z2(0)));
DTACK_I <= '0';
DTACK <= DTACK_I when DTACK_OE = '1' else 'Z';
DTACK_OE <= (NOT FCS AND LAN_READY);
D_8_IOBUFE/D_8_IOBUFE_TRST <= ((NOT AS AND RW AND IDE_ACCESS)
OR (RW AND LAN_ACCESS AND NOT FCS)
OR (NOT AS AND RW AND AUTOCONFIG_Z2_ACCESS)
OR (NOT AS AND RW AND NOT CP_CS));
FDCPE_D_Z2_OUT0: FDCPE port map (D_Z2_OUT(0),D_Z2_OUT_D(0),CLK_EXT,'0',NOT RESET);
D_Z2_OUT_D(0) <= ((A(6))
OR (NOT AUTOCONFIG_Z2_ACCESS)
OR (AS_D0)
OR (EXP77_.EXP)
OR (A(4) AND A(5))
OR (A(5) AND NOT A(2))
OR (UDS AND LDS)
OR (NOT A(4) AND NOT A(2) AND A(1)));
FDCPE_D_Z2_OUT1: FDCPE port map (D_Z2_OUT(1),D_Z2_OUT_D(1),CLK_EXT,'0',NOT RESET);
D_Z2_OUT_D(1) <= ((A(6))
OR (AS_D0)
OR (NOT AUTOCONFIG_Z2_ACCESS)
OR (NOT AUTO_CONFIG_Z2_DONE(0) AND A(4) AND NOT A(3) AND NOT A(1))
OR (NOT AUTO_CONFIG_Z2_DONE(1) AND A(4) AND NOT A(3) AND NOT A(1))
OR (A(4) AND A(2) AND NOT A(3) AND A(1))
OR (A(4) AND NOT A(2) AND A(3) AND A(1))
OR (A(4) AND NOT A(2) AND NOT A(3) AND NOT A(1))
OR (D_8_IOBUFE.EXP)
OR (A(4) AND A(5))
OR (A(5) AND NOT A(2))
OR (UDS AND LDS)
OR (NOT A(4) AND A(2) AND A(3))
OR (NOT A(4) AND A(3) AND NOT A(1))
OR (A(5) AND A(1)));
FDCPE_D_Z2_OUT2: FDCPE port map (D_Z2_OUT(2),D_Z2_OUT_D(2),CLK_EXT,'0',NOT RESET);
D_Z2_OUT_D(2) <= ((A(6))
OR (AS_D0)
OR (NOT AUTOCONFIG_Z2_ACCESS)
OR (A(4) AND A(5))
OR (NOT A(4) AND A(3))
OR (A(5) AND NOT A(2))
OR (A(5) AND NOT A(1))
OR (A(3) AND A(1))
OR (UDS AND LDS)
OR (AUTO_CONFIG_Z2_DONE(0) AND NOT A(2) AND NOT A(1))
OR (A(4) AND NOT A(3) AND NOT A(1))
OR (AUTO_CONFIG_Z2_DONE(0) AND AUTO_CONFIG_Z2_DONE(1) AND
NOT A(4) AND NOT A(1))
OR (NOT AUTO_CONFIG_Z2_DONE(0) AND NOT A(4) AND NOT A(5) AND A(2) AND
A(1))
OR (A(4) AND NOT A(2)));
FDCPE_D_Z2_OUT3: FDCPE port map (D_Z2_OUT(3),D_Z2_OUT_D(3),CLK_EXT,'0',NOT RESET);
D_Z2_OUT_D(3) <= ((A(6))
OR (AS_D0)
OR (NOT AUTOCONFIG_Z2_ACCESS)
OR (AUTO_CONFIG_Z2_DONE(0).EXP)
OR (UDS AND LDS)
OR (A(4) AND NOT A(3) AND NOT A(1))
OR (NOT A(4) AND A(3))
OR (A(5) AND A(1))
OR (A(5) AND NOT A(2))
OR (NOT A(5) AND NOT A(3) AND NOT A(1))
OR (A(2) AND A(3) AND NOT A(1))
OR (AUTO_CONFIG_Z2_DONE(0) AND AUTO_CONFIG_Z2_DONE(1) AND
NOT A(4) AND NOT A(5) AND A(2)));
IDE_A(0) <= A(9).PIN;
IDE_A(1) <= A(10).PIN;
IDE_A(2) <= A(11).PIN;
FDCPE_IDE_ACCESS: FDCPE port map (IDE_ACCESS,IDE_ACCESS_D,CLK_EXT,NOT RESET,'0');
IDE_ACCESS_D <= ((AS)
OR (LAN_ACCESS)
OR (SHUT_UP_Z2(2))
OR (ROM_B_0_OBUF$BUF4.EXP)
OR (NOT IDE_BASEADR(2) AND A(18).PIN)
OR (IDE_BASEADR(5) AND NOT A(21).PIN)
OR (NOT IDE_BASEADR(5) AND A(21).PIN)
OR (IDE_BASEADR(6) AND NOT A(22).PIN)
OR (NOT IDE_BASEADR(6) AND A(22).PIN)
OR (DQ_DATA(11).EXP)
OR (IDE_BASEADR(0) AND NOT A(16).PIN)
OR (IDE_BASEADR(1) AND NOT A(17).PIN)
OR (NOT IDE_BASEADR(1) AND A(17).PIN)
OR (IDE_BASEADR(3) AND NOT A(19).PIN)
OR (NOT IDE_BASEADR(3) AND A(19).PIN)
OR (NOT IDE_BASEADR(0) AND A(16).PIN));
FTCPE_IDE_BASEADR0: FTCPE port map (IDE_BASEADR(0),IDE_BASEADR_T(0),CLK_EXT,'0',NOT RESET);
IDE_BASEADR_T(0) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(8).PIN AND
NOT IDE_BASEADR(0) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(8).PIN AND
NOT IDE_BASEADR(0) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(8).PIN AND
IDE_BASEADR(0) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(8).PIN AND
IDE_BASEADR(0) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_IDE_BASEADR1: FTCPE port map (IDE_BASEADR(1),IDE_BASEADR_T(1),CLK_EXT,'0',NOT RESET);
IDE_BASEADR_T(1) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(9).PIN AND
NOT IDE_BASEADR(1) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(9).PIN AND
NOT IDE_BASEADR(1) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(9).PIN AND
IDE_BASEADR(1) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(9).PIN AND
IDE_BASEADR(1) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_IDE_BASEADR2: FTCPE port map (IDE_BASEADR(2),IDE_BASEADR_T(2),CLK_EXT,'0',NOT RESET);
IDE_BASEADR_T(2) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(10).PIN AND
NOT IDE_BASEADR(2) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(10).PIN AND
NOT IDE_BASEADR(2) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(10).PIN AND
IDE_BASEADR(2) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(10).PIN AND
IDE_BASEADR(2) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_IDE_BASEADR3: FTCPE port map (IDE_BASEADR(3),IDE_BASEADR_T(3),CLK_EXT,'0',NOT RESET);
IDE_BASEADR_T(3) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(11).PIN AND
NOT IDE_BASEADR(3) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(11).PIN AND
NOT IDE_BASEADR(3) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(11).PIN AND
IDE_BASEADR(3) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(11).PIN AND
IDE_BASEADR(3) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_IDE_BASEADR4: FTCPE port map (IDE_BASEADR(4),IDE_BASEADR_T(4),CLK_EXT,'0',NOT RESET);
IDE_BASEADR_T(4) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(12).PIN AND
NOT IDE_BASEADR(4) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(12).PIN AND
NOT IDE_BASEADR(4) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(12).PIN AND
IDE_BASEADR(4) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(12).PIN AND
IDE_BASEADR(4) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_IDE_BASEADR5: FTCPE port map (IDE_BASEADR(5),IDE_BASEADR_T(5),CLK_EXT,'0',NOT RESET);
IDE_BASEADR_T(5) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(13).PIN AND
NOT IDE_BASEADR(5) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(13).PIN AND
NOT IDE_BASEADR(5) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(13).PIN AND
IDE_BASEADR(5) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(13).PIN AND
IDE_BASEADR(5) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_IDE_BASEADR6: FTCPE port map (IDE_BASEADR(6),IDE_BASEADR_T(6),CLK_EXT,'0',NOT RESET);
IDE_BASEADR_T(6) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(14).PIN AND
NOT IDE_BASEADR(6) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(14).PIN AND
NOT IDE_BASEADR(6) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(14).PIN AND
IDE_BASEADR(6) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(14).PIN AND
IDE_BASEADR(6) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_IDE_BASEADR7: FTCPE port map (IDE_BASEADR(7),IDE_BASEADR_T(7),CLK_EXT,'0',NOT RESET);
IDE_BASEADR_T(7) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(15).PIN AND
NOT IDE_BASEADR(7) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND D(15).PIN AND
NOT IDE_BASEADR(7) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(15).PIN AND
IDE_BASEADR(7) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT D(15).PIN AND
IDE_BASEADR(7) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
IDE_CS(0) <= NOT A(12).PIN;
IDE_CS(1) <= NOT A(13).PIN;
FDCPE_IDE_ENABLE: FDCPE port map (IDE_ENABLE,'0',CLK_EXT,'0',NOT RESET,IDE_ENABLE_CE);
IDE_ENABLE_CE <= (NOT RW AND IDE_ACCESS);
IDE_R <= NOT ((NOT AS AND NOT IDE_R_S));
FDCPE_IDE_R_S: FDCPE port map (IDE_R_S,IDE_R_S_D,CLK_EXT,'0',NOT RESET);
IDE_R_S_D <= (RW AND IDE_ACCESS AND NOT IDE_ENABLE);
IDE_W <= NOT ((NOT AS AND NOT IDE_W_S));
FDCPE_IDE_W_S: FDCPE port map (IDE_W_S,IDE_W_S_D,CLK_EXT,'0',NOT RESET);
IDE_W_S_D <= (NOT RW AND IDE_ACCESS);
INT2_OUT_I <= '0';
INT2_OUT <= INT2_OUT_I when INT2_OUT_OE = '1' else 'Z';
INT2_OUT_OE <= (NOT LAN_IRQ_OUT AND LAN_INT_ENABLE);
INT6_OUT_I <= '0';
INT6_OUT <= INT6_OUT_I when INT6_OUT_OE = '1' else 'Z';
INT6_OUT_OE <= NOT CP_IRQ;
FDCPE_INT_VECTOR_CYCLE: FDCPE port map (INT_VECTOR_CYCLE,NOT MTCR,CLK_EXT,NOT RESET,'0',INT_VECTOR_CYCLE_CE);
INT_VECTOR_CYCLE_CE <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_LAN_ACCESS: FDCPE port map (LAN_ACCESS,LAN_ACCESS_D,CLK_EXT,NOT RESET,'0');
LAN_ACCESS_D <= ((FCS)
OR (NOT Z3)
OR (EXP60_.EXP)
OR (D(8).PIN AND NOT LAN_BASEADR(8) AND AS_D1)
OR (NOT D(8).PIN AND LAN_BASEADR(8) AND AS_D1)
OR (D(9).PIN AND NOT LAN_BASEADR(9) AND AS_D1)
OR (NOT D(9).PIN AND LAN_BASEADR(9) AND AS_D1)
OR (D(10).PIN AND NOT LAN_BASEADR(10) AND AS_D1)
OR (DQ_15_IOBUFE.EXP)
OR (NOT D(10).PIN AND LAN_BASEADR(10) AND AS_D1)
OR (D(11).PIN AND NOT LAN_BASEADR(11) AND AS_D1)
OR (NOT D(11).PIN AND LAN_BASEADR(11) AND AS_D1)
OR (D(12).PIN AND NOT LAN_BASEADR(12) AND AS_D1)
OR (NOT D(12).PIN AND LAN_BASEADR(12) AND AS_D1)
OR (NOT LAN_ACCESS AND NOT AS_D1)
OR (AS_D1 AND SHUT_UP_Z2(0)));
FDCPE_LAN_A_INIT3: FDCPE port map (LAN_A_INIT(3),'0',CLK_EXT,'0',RESET);
FDCPE_LAN_A_INIT6: FDCPE port map (LAN_A_INIT(6),NOT LAN_RST_SM_FSM_FFd1,CLK_EXT,'0',RESET);
FTCPE_LAN_BASEADR8: FTCPE port map (LAN_BASEADR(8),LAN_BASEADR_T(8),CLK_EXT,'0',NOT RESET);
LAN_BASEADR_T(8) <= ((NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(8).PIN AND
NOT LAN_BASEADR(8) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(8).PIN AND
NOT LAN_BASEADR(8) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(8).PIN AND
LAN_BASEADR(8) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(8).PIN AND
LAN_BASEADR(8) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_LAN_BASEADR9: FTCPE port map (LAN_BASEADR(9),LAN_BASEADR_T(9),CLK_EXT,'0',NOT RESET);
LAN_BASEADR_T(9) <= ((NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(9).PIN AND
NOT LAN_BASEADR(9) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(9).PIN AND
NOT LAN_BASEADR(9) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(9).PIN AND
LAN_BASEADR(9) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(9).PIN AND
LAN_BASEADR(9) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_LAN_BASEADR10: FTCPE port map (LAN_BASEADR(10),LAN_BASEADR_T(10),CLK_EXT,'0',NOT RESET);
LAN_BASEADR_T(10) <= ((NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(10).PIN AND
NOT LAN_BASEADR(10) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(10).PIN AND
NOT LAN_BASEADR(10) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(10).PIN AND
LAN_BASEADR(10) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(10).PIN AND
LAN_BASEADR(10) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_LAN_BASEADR11: FTCPE port map (LAN_BASEADR(11),LAN_BASEADR_T(11),CLK_EXT,'0',NOT RESET);
LAN_BASEADR_T(11) <= ((NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(11).PIN AND
NOT LAN_BASEADR(11) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(11).PIN AND
NOT LAN_BASEADR(11) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(11).PIN AND
LAN_BASEADR(11) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(11).PIN AND
LAN_BASEADR(11) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_LAN_BASEADR12: FTCPE port map (LAN_BASEADR(12),LAN_BASEADR_T(12),CLK_EXT,'0',NOT RESET);
LAN_BASEADR_T(12) <= ((NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(12).PIN AND
NOT LAN_BASEADR(12) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(12).PIN AND
NOT LAN_BASEADR(12) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(12).PIN AND
LAN_BASEADR(12) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(12).PIN AND
LAN_BASEADR(12) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_LAN_BASEADR13: FTCPE port map (LAN_BASEADR(13),LAN_BASEADR_T(13),CLK_EXT,'0',NOT RESET);
LAN_BASEADR_T(13) <= ((NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(13).PIN AND
NOT LAN_BASEADR(13) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(13).PIN AND
NOT LAN_BASEADR(13) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(13).PIN AND
LAN_BASEADR(13) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(13).PIN AND
LAN_BASEADR(13) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_LAN_BASEADR14: FTCPE port map (LAN_BASEADR(14),LAN_BASEADR_T(14),CLK_EXT,'0',NOT RESET);
LAN_BASEADR_T(14) <= ((NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(14).PIN AND
NOT LAN_BASEADR(14) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(14).PIN AND
NOT LAN_BASEADR(14) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(14).PIN AND
LAN_BASEADR(14) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(14).PIN AND
LAN_BASEADR(14) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
FTCPE_LAN_BASEADR15: FTCPE port map (LAN_BASEADR(15),LAN_BASEADR_T(15),CLK_EXT,'0',NOT RESET);
LAN_BASEADR_T(15) <= ((NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(15).PIN AND
NOT LAN_BASEADR(15) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND D(15).PIN AND
NOT LAN_BASEADR(15) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(15).PIN AND
LAN_BASEADR(15) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS)
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT D(15).PIN AND
LAN_BASEADR(15) AND NOT A(4) AND NOT A(5) AND A(6) AND A(2) AND NOT A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS));
LAN_CS <= ((Z3_ADR(13) AND LAN_CS_RST)
OR (RESET AND LAN_ACCESS AND NOT Z3_ADR(13))
OR (NOT RESET AND LAN_CS_RST));
FDCPE_LAN_CS_RST: FDCPE port map (LAN_CS_RST,LAN_CS_RST_D,CLK_EXT,RESET,'0');
LAN_CS_RST_D <= (NOT LAN_RST_SM_FSM_FFd2 AND NOT LAN_RST_SM_FSM_FFd3);
FDCPE_LAN_D_INIT1: FDCPE port map (LAN_D_INIT(1),LAN_RST_SM_FSM_FFd1,CLK_EXT,RESET,'0');
FDCPE_LAN_D_INIT8: FDCPE port map (LAN_D_INIT(8),NOT LAN_RST_SM_FSM_FFd1,CLK_EXT,RESET,'0');
FTCPE_LAN_INT_ENABLE: FTCPE port map (LAN_INT_ENABLE,LAN_INT_ENABLE_T,CLK_EXT,'0','0');
LAN_INT_ENABLE_T <= ((NOT RW AND UDS AND NOT DS1 AND A(23).PIN AND NOT LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND
NOT LAN_INT_ENABLE AND NOT LAN_SM_RST)
OR (NOT RW AND UDS AND NOT DS1 AND NOT A(23).PIN AND NOT LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND
LAN_INT_ENABLE AND NOT LAN_SM_RST)
OR (NOT RW AND D(15).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND
NOT LAN_INT_ENABLE AND NOT LAN_SM_RST)
OR (NOT RW AND NOT D(15).PIN AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND
LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1 AND
LAN_INT_ENABLE AND NOT LAN_SM_RST));
FDCPE_LAN_IRQ_D0: FDCPE port map (LAN_IRQ_D0,LAN_INT,CLK_EXT,'0',NOT RESET);
FDCPE_LAN_IRQ_OUT: FDCPE port map (LAN_IRQ_OUT,LAN_IRQ_OUT_D,CLK_EXT,'0',NOT RESET);
LAN_IRQ_OUT_D <= ((LAN_INT)
OR (LAN_IRQ_OUT AND NOT LAN_IRQ_D0));
LAN_RD <= (RESET AND NOT FCS AND LAN_RD_S);
FDCPE_LAN_RD_S: FDCPE port map (LAN_RD_S,LAN_RD_S_D,CLK_EXT,LAN_SM_RST,'0');
LAN_RD_S_D <= ((RW AND NOT Z3_ADR(13) AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd2 AND
NOT LAN_SM_FSM_FFd1)
OR (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1));
FDCPE_LAN_READY: FDCPE port map (LAN_READY,LAN_READY_D,CLK_EXT,LAN_SM_RST,'0');
LAN_READY_D <= ((NOT LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd1)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd2)
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd2)
OR (DS1 AND DS0 AND LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1)
OR (DS1 AND DS0 AND NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd1)
OR (NOT LAN_SM_FSM_FFd2 AND LAN_SM_FSM_FFd1));
FTCPE_LAN_RST_SM_FSM_FFd1: FTCPE port map (LAN_RST_SM_FSM_FFd1,LAN_RST_SM_FSM_FFd1_T,CLK_EXT,RESET,'0');
LAN_RST_SM_FSM_FFd1_T <= (NOT LAN_RST_SM_FSM_FFd1 AND LAN_RST_SM_FSM_FFd2 AND
NOT LAN_RST_SM_FSM_FFd3);
FDCPE_LAN_RST_SM_FSM_FFd2: FDCPE port map (LAN_RST_SM_FSM_FFd2,LAN_RST_SM_FSM_FFd2_D,CLK_EXT,RESET,'0');
LAN_RST_SM_FSM_FFd2_D <= ((NOT LAN_RST_SM_FSM_FFd1 AND LAN_RST_SM_FSM_FFd3)
OR (LAN_RST_SM_FSM_FFd2 AND NOT LAN_RST_SM_FSM_FFd3));
FDCPE_LAN_RST_SM_FSM_FFd3: FDCPE port map (LAN_RST_SM_FSM_FFd3,LAN_RST_SM_FSM_FFd3_D,CLK_EXT,RESET,'0');
LAN_RST_SM_FSM_FFd3_D <= LAN_RST_SM_FSM_FFd1
XOR
LAN_RST_SM_FSM_FFd3_D <= LAN_RST_SM_FSM_FFd2;
FDCPE_LAN_SM_FSM_FFd1: FDCPE port map (LAN_SM_FSM_FFd1,LAN_SM_FSM_FFd1_D,CLK_EXT,LAN_SM_RST,'0');
LAN_SM_FSM_FFd1_D <= ((NOT DS0 AND LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND LAN_SM_FSM_FFd1)
OR (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd1)
OR (LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2 AND
NOT LAN_SM_FSM_FFd1)
OR (NOT DS1 AND LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND LAN_SM_FSM_FFd1));
FDCPE_LAN_SM_FSM_FFd2: FDCPE port map (LAN_SM_FSM_FFd2,LAN_SM_FSM_FFd2_D,CLK_EXT,LAN_SM_RST,'0');
LAN_SM_FSM_FFd2_D <= ((LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd1)
OR (NOT RW AND NOT Z3_ADR(13) AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2)
OR (LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4)
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd1)
OR (LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd2));
FDCPE_LAN_SM_FSM_FFd3: FDCPE port map (LAN_SM_FSM_FFd3,LAN_SM_FSM_FFd3_D,CLK_EXT,LAN_SM_RST,'0');
LAN_SM_FSM_FFd3_D <= ((NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND LAN_SM_FSM_FFd1)
OR (Z3_ADR(13) AND NOT LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd1)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd2 AND
NOT LAN_SM_FSM_FFd1)
OR (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd1));
FTCPE_LAN_SM_FSM_FFd4: FTCPE port map (LAN_SM_FSM_FFd4,LAN_SM_FSM_FFd4_T,CLK_EXT,LAN_SM_RST,'0');
LAN_SM_FSM_FFd4_T <= ((LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd2 AND
NOT LAN_SM_FSM_FFd1)
OR (NOT DS1 AND LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd2 AND
NOT LAN_SM_FSM_FFd1)
OR (NOT DS0 AND LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd2 AND
NOT LAN_SM_FSM_FFd1)
OR (RW AND NOT UDS AND NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd2)
OR (RW AND NOT LDS AND NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd2)
OR (Z3_ADR(13) AND NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd2)
OR (NOT RW AND UDS AND LDS AND NOT LAN_SM_FSM_FFd3 AND
NOT LAN_SM_FSM_FFd4 AND NOT LAN_SM_FSM_FFd2));
FDCPE_LAN_SM_RST: FDCPE port map (LAN_SM_RST,LAN_SM_RST_D,NOT CLK_EXT,'0','0');
LAN_SM_RST_D <= ((RESET AND LAN_ACCESS AND NOT INT_VECTOR_CYCLE AND NOT UDS AND
NOT FCS)
OR (RESET AND LAN_ACCESS AND NOT INT_VECTOR_CYCLE AND NOT LDS AND
NOT FCS)
OR (RESET AND LAN_ACCESS AND NOT INT_VECTOR_CYCLE AND NOT DS1 AND
NOT FCS)
OR (RESET AND LAN_ACCESS AND NOT INT_VECTOR_CYCLE AND NOT DS0 AND
NOT FCS));
LAN_WRH <= ((NOT RESET AND LAN_WR_RST)
OR (FCS AND LAN_WR_RST)
OR (RESET AND NOT FCS AND LAN_WRH_S));
FDCPE_LAN_WRH_S: FDCPE port map (LAN_WRH_S,LAN_WRH_S_D,CLK_EXT,LAN_SM_RST,'0');
LAN_WRH_S_D <= ((NOT LDS AND LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1)
OR (NOT DS0 AND LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1));
LAN_WRL <= ((NOT RESET AND LAN_WR_RST)
OR (FCS AND LAN_WR_RST)
OR (RESET AND NOT FCS AND LAN_WRL_S));
FDCPE_LAN_WRL_S: FDCPE port map (LAN_WRL_S,LAN_WRL_S_D,CLK_EXT,LAN_SM_RST,'0');
LAN_WRL_S_D <= ((NOT UDS AND LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1)
OR (NOT DS1 AND LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1));
FDCPE_LAN_WR_RST: FDCPE port map (LAN_WR_RST,LAN_WR_RST_D,CLK_EXT,RESET,'0');
LAN_WR_RST_D <= (LAN_RST_SM_FSM_FFd2 AND LAN_RST_SM_FSM_FFd3);
MTACK_I <= '0';
MTACK <= MTACK_I when MTACK_OE = '1' else 'Z';
MTACK_OE <= '0';
OVR_I <= '0';
OVR <= OVR_I when OVR_OE = '1' else 'Z';
OVR_OE <= (LAN_ACCESS AND NOT FCS);
OWN_I <= '0';
OWN <= OWN_I when OWN_OE = '1' else 'Z';
OWN_OE <= '0';
ROM_B(0) <= '0';
ROM_B(1) <= '0';
ROM_OE <= NOT ((NOT AS AND NOT ROM_OE_S));
FDCPE_ROM_OE_S: FDCPE port map (ROM_OE_S,ROM_OE_S_D,CLK_EXT,'0',NOT RESET);
ROM_OE_S_D <= (RW AND IDE_ACCESS AND IDE_ENABLE);
FTCPE_SHUT_UP_Z20: FTCPE port map (SHUT_UP_Z2(0),SHUT_UP_Z2_T(0),CLK_EXT,'0',NOT RESET);
SHUT_UP_Z2_T(0) <= ((NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT A(4) AND NOT A(5) AND
A(6) AND A(2) AND NOT A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS AND SHUT_UP_Z2(0))
OR (NOT RW AND NOT AUTO_CONFIG_Z2_DONE(0) AND NOT A(4) AND NOT A(5) AND
A(6) AND A(2) AND NOT A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS AND SHUT_UP_Z2(0)));
FTCPE_SHUT_UP_Z21: FTCPE port map (SHUT_UP_Z2(1),SHUT_UP_Z2_T(1),CLK_EXT,'0',NOT RESET);
SHUT_UP_Z2_T(1) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT UDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS AND SHUT_UP_Z2(1))
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
NOT AUTO_CONFIG_Z2_DONE(1) AND NOT A(4) AND NOT A(5) AND A(6) AND NOT A(2) AND A(3) AND NOT LDS AND
NOT A(1) AND NOT AS_D0 AND AUTOCONFIG_Z2_ACCESS AND SHUT_UP_Z2(1)));
FTCPE_SHUT_UP_Z22: FTCPE port map (SHUT_UP_Z2(2),SHUT_UP_Z2_T(2),CLK_EXT,'0',NOT RESET);
SHUT_UP_Z2_T(2) <= ((NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT UDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS AND SHUT_UP_Z2(2))
OR (NOT RW AND AUTO_CONFIG_Z2_DONE(0) AND
AUTO_CONFIG_Z2_DONE(1) AND NOT AUTO_CONFIG_Z2_DONE(2) AND NOT A(4) AND NOT A(5) AND A(6) AND
NOT A(2) AND A(3) AND NOT LDS AND NOT A(1) AND NOT AS_D0 AND
AUTOCONFIG_Z2_ACCESS AND SHUT_UP_Z2(2)));
SLAVE <= ((AS AND NOT LAN_ACCESS)
OR (AS AND FCS)
OR (NOT LAN_ACCESS AND NOT AUTOCONFIG_Z2_ACCESS AND NOT IDE_ACCESS AND
CP_CS)
OR (NOT AUTOCONFIG_Z2_ACCESS AND NOT IDE_ACCESS AND FCS AND CP_CS));
FDCPE_Z3_ADR2: FDCPE port map (Z3_ADR(2),A(4),CLK_EXT,'0',NOT RESET,Z3_ADR_CE(2));
Z3_ADR_CE(2) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR3: FDCPE port map (Z3_ADR(3),A(5),CLK_EXT,'0',NOT RESET,Z3_ADR_CE(3));
Z3_ADR_CE(3) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR4: FDCPE port map (Z3_ADR(4),A(6),CLK_EXT,'0',NOT RESET,Z3_ADR_CE(4));
Z3_ADR_CE(4) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR5: FDCPE port map (Z3_ADR(5),A(7),CLK_EXT,'0',NOT RESET,Z3_ADR_CE(5));
Z3_ADR_CE(5) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR6: FDCPE port map (Z3_ADR(6),A(8).PIN,CLK_EXT,'0',NOT RESET,Z3_ADR_CE(6));
Z3_ADR_CE(6) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR7: FDCPE port map (Z3_ADR(7),A(9).PIN,CLK_EXT,'0',NOT RESET,Z3_ADR_CE(7));
Z3_ADR_CE(7) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR8: FDCPE port map (Z3_ADR(8),A(10).PIN,CLK_EXT,'0',NOT RESET,Z3_ADR_CE(8));
Z3_ADR_CE(8) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR9: FDCPE port map (Z3_ADR(9),A(11).PIN,CLK_EXT,'0',NOT RESET,Z3_ADR_CE(9));
Z3_ADR_CE(9) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR10: FDCPE port map (Z3_ADR(10),A(12).PIN,CLK_EXT,'0',NOT RESET,Z3_ADR_CE(10));
Z3_ADR_CE(10) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR11: FDCPE port map (Z3_ADR(11),A(13).PIN,CLK_EXT,'0',NOT RESET,Z3_ADR_CE(11));
Z3_ADR_CE(11) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR12: FDCPE port map (Z3_ADR(12),A(14).PIN,CLK_EXT,'0',NOT RESET,Z3_ADR_CE(12));
Z3_ADR_CE(12) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR13: FDCPE port map (Z3_ADR(13),A(15).PIN,CLK_EXT,'0',NOT RESET,Z3_ADR_CE(13));
Z3_ADR_CE(13) <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR_0: FDCPE port map (Z3_ADR_0,A(2),CLK_EXT,'0',NOT RESET,Z3_ADR_0_CE);
Z3_ADR_0_CE <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_ADR_1: FDCPE port map (Z3_ADR_1,A(3),CLK_EXT,'0',NOT RESET,Z3_ADR_1_CE);
Z3_ADR_1_CE <= (NOT FCS AND AS_D1 AND Z3);
FDCPE_Z3_A_LOW: FDCPE port map (Z3_A_LOW,Z3_A_LOW_D,CLK_EXT,LAN_SM_RST,'0');
Z3_A_LOW_D <= ((NOT DS0 AND LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd2 AND
NOT LAN_SM_FSM_FFd1)
OR (LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1)
OR (NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1)
OR (UDS AND LDS AND NOT LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
NOT LAN_SM_FSM_FFd2)
OR (NOT DS1 AND LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1)
OR (NOT DS1 AND LAN_SM_FSM_FFd4 AND LAN_SM_FSM_FFd2 AND
NOT LAN_SM_FSM_FFd1)
OR (NOT DS0 AND LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd1)
OR (LAN_SM_FSM_FFd3 AND NOT LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND LAN_SM_FSM_FFd1));
FDCPE_Z3_DATA16: FDCPE port map (Z3_DATA(16),Z3_DATA_D(16),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(16));
Z3_DATA_D(16) <= ((DQ_SWAP AND DQ(8).PIN)
OR (NOT DQ_SWAP AND DQ(0).PIN));
Z3_DATA_CE(16) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA17: FDCPE port map (Z3_DATA(17),Z3_DATA_D(17),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(17));
Z3_DATA_D(17) <= ((DQ_SWAP AND DQ(9).PIN)
OR (NOT DQ_SWAP AND DQ(1).PIN));
Z3_DATA_CE(17) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA18: FDCPE port map (Z3_DATA(18),Z3_DATA_D(18),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(18));
Z3_DATA_D(18) <= ((DQ_SWAP AND DQ(10).PIN)
OR (NOT DQ_SWAP AND DQ(2).PIN));
Z3_DATA_CE(18) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA19: FDCPE port map (Z3_DATA(19),Z3_DATA_D(19),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(19));
Z3_DATA_D(19) <= ((DQ_SWAP AND DQ(11).PIN)
OR (NOT DQ_SWAP AND DQ(3).PIN));
Z3_DATA_CE(19) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA20: FDCPE port map (Z3_DATA(20),Z3_DATA_D(20),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(20));
Z3_DATA_D(20) <= ((DQ_SWAP AND DQ(12).PIN)
OR (NOT DQ_SWAP AND DQ(4).PIN));
Z3_DATA_CE(20) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA21: FDCPE port map (Z3_DATA(21),Z3_DATA_D(21),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(21));
Z3_DATA_D(21) <= ((DQ_SWAP AND DQ(13).PIN)
OR (NOT DQ_SWAP AND DQ(5).PIN));
Z3_DATA_CE(21) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA22: FDCPE port map (Z3_DATA(22),Z3_DATA_D(22),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(22));
Z3_DATA_D(22) <= ((DQ_SWAP AND DQ(14).PIN)
OR (NOT DQ_SWAP AND DQ(6).PIN));
Z3_DATA_CE(22) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA23: FDCPE port map (Z3_DATA(23),Z3_DATA_D(23),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(23));
Z3_DATA_D(23) <= ((NOT DQ_SWAP AND DQ(7).PIN)
OR (DQ_SWAP AND DQ(15).PIN));
Z3_DATA_CE(23) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA24: FDCPE port map (Z3_DATA(24),Z3_DATA_D(24),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(24));
Z3_DATA_D(24) <= ((DQ_SWAP AND DQ(0).PIN)
OR (NOT DQ_SWAP AND DQ(8).PIN));
Z3_DATA_CE(24) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA25: FDCPE port map (Z3_DATA(25),Z3_DATA_D(25),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(25));
Z3_DATA_D(25) <= ((DQ_SWAP AND DQ(1).PIN)
OR (NOT DQ_SWAP AND DQ(9).PIN));
Z3_DATA_CE(25) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA26: FDCPE port map (Z3_DATA(26),Z3_DATA_D(26),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(26));
Z3_DATA_D(26) <= ((DQ_SWAP AND DQ(2).PIN)
OR (NOT DQ_SWAP AND DQ(10).PIN));
Z3_DATA_CE(26) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA27: FDCPE port map (Z3_DATA(27),Z3_DATA_D(27),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(27));
Z3_DATA_D(27) <= ((DQ_SWAP AND DQ(3).PIN)
OR (NOT DQ_SWAP AND DQ(11).PIN));
Z3_DATA_CE(27) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA28: FDCPE port map (Z3_DATA(28),Z3_DATA_D(28),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(28));
Z3_DATA_D(28) <= ((DQ_SWAP AND DQ(4).PIN)
OR (NOT DQ_SWAP AND DQ(12).PIN));
Z3_DATA_CE(28) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA29: FDCPE port map (Z3_DATA(29),Z3_DATA_D(29),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(29));
Z3_DATA_D(29) <= ((DQ_SWAP AND DQ(5).PIN)
OR (NOT DQ_SWAP AND DQ(13).PIN));
Z3_DATA_CE(29) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA30: FDCPE port map (Z3_DATA(30),Z3_DATA_D(30),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(30));
Z3_DATA_D(30) <= ((DQ_SWAP AND DQ(6).PIN)
OR (NOT DQ_SWAP AND DQ(14).PIN));
Z3_DATA_CE(30) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
FDCPE_Z3_DATA31: FDCPE port map (Z3_DATA(31),Z3_DATA_D(31),CLK_EXT,'0',LAN_SM_RST,Z3_DATA_CE(31));
Z3_DATA_D(31) <= ((DQ_SWAP AND DQ(7).PIN)
OR (NOT DQ_SWAP AND DQ(15).PIN));
Z3_DATA_CE(31) <= (NOT LAN_SM_FSM_FFd3 AND LAN_SM_FSM_FFd4 AND
LAN_SM_FSM_FFd2 AND NOT LAN_SM_FSM_FFd1);
Register Legend:
FDCPE (Q,D,C,CLR,PRE,CE);
FTCPE (Q,D,C,CLR,PRE,CE);
LDCP (Q,D,G,CLR,PRE);
****************************** Device Pin Out *****************************
Device : XC95288XL-10-TQ144
Pin Signal Pin Signal
No. Name No. Name
1 VCC 73 VCC
2 D<0> 74 A<15>
3 A_LAN<1> 75 AUTOBOOT_OFF
4 A_LAN<0> 76 LAN_WRL
5 A_LAN<3> 77 FCS
6 A_LAN<2> 78 DS1
7 A_LAN<5> 79 Z3
8 VCC 80 AS
9 A_LAN<4> 81 UDS
10 A_LAN<7> 82 LDS
11 A_LAN<6> 83 RW
12 KPR 84 VCC
13 KPR 85 DTACK
14 D<6> 86 A<23>
15 D<3> 87 A<22>
16 D<7> 88 A<21>
17 D<1> 89 GND
18 GND 90 GND
19 D<8> 91 A<20>
20 D<5> 92 A<19>
21 D<4> 93 DS0
22 IDE_CS<0> 94 A<18>
23 IDE_CS<1> 95 A<17>
24 IDE_A<0> 96 MTACK
25 IDE_A<2> 97 A<16>
26 IDE_A<1> 98 KPR
27 IDE_R 99 GND
28 IDE_W 100 OVR
29 GND 101 MTCR
30 CLK_EXT 102 C3
31 CP_IRQ 103 C1
32 INT2_OUT 104 CFIN
33 KPR 105 CFOUT
34 CP_CS 106 SLAVE
35 ROM_OE 107 OWN
36 GND 108 GND
37 VCC 109 VCC
38 KPR 110 KPR
39 D<2> 111 LAN_INT
40 D<9> 112 DQ<15>
41 D<10> 113 DQ<13>
42 VCC 114 GND
43 D<11> 115 DQ<11>
44 D<12> 116 DQ<9>
45 D<13> 117 DQ<1>
46 D<14> 118 DQ<0>
47 GND 119 DQ<3>
48 D<15> 120 DQ<2>
49 A<5> 121 DQ<5>
50 A<4> 122 TDO
51 A<6> 123 GND
52 A<3> 124 DQ<4>
53 A<7> 125 DQ<7>
54 A<2> 126 DQ<6>
55 VCC 127 VCC
56 A<8> 128 DQ<8>
57 A<1> 129 DQ<10>
58 A<9> 130 DQ<12>
59 A<10> 131 DQ<14>
60 A<11> 132 LAN_WRH
61 A<12> 133 LAN_CS
62 GND 134 LAN_RD
63 TDI 135 INT6_OUT
64 A<13> 136 A_LAN<12>
65 TMS 137 A_LAN<13>
66 A<14> 138 A_LAN<10>
67 TCK 139 A_LAN<11>
68 ROM_B<0> 140 A_LAN<8>
69 ROM_B<1> 141 VCC
70 CP_WE 142 A_LAN<9>
71 CP_RD 143 RESET
72 GND 144 GND
Legend : NC = Not Connected, unbonded pin
PGND = Unused I/O configured as additional Ground pin
TIE = Unused I/O floating -- must tie to VCC, GND or other signal
KPR = Unused I/O with weak keeper (leave unconnected)
VCC = Dedicated Power Pin
GND = Dedicated Ground Pin
TDI = Test Data In, JTAG pin
TDO = Test Data Out, JTAG pin
TCK = Test Clock, JTAG pin
TMS = Test Mode Select, JTAG pin
PROHIBITED = User reserved pin
**************************** Compiler Options ****************************
Following is a list of all global compiler options used by the fitter run.
Device(s) Specified : xc95288xl-10-TQ144
Optimization Method : SPEED
Multi-Level Logic Optimization : ON
Ignore Timing Specifications : OFF
Default Register Power Up Value : LOW
Keep User Location Constraints : ON
What-You-See-Is-What-You-Get : OFF
Exhaustive Fitting : OFF
Keep Unused Inputs : OFF
Slew Rate : FAST
Power Mode : STD
Ground on Unused IOs : OFF
Set I/O Pin Termination : KEEPER
Global Clock Optimization : ON
Global Set/Reset Optimization : ON
Global Ouput Enable Optimization : ON
Input Limit : 54
Pterm Limit : 25
Reference in New Issue View Git Blame Copy Permalink