Fixed Z"-Firmwarebug: fast accelerators fetched the IDE-Information too fast I buffered the databus and hold the datat longer during a read
This commit is contained in:
MHeinrichs
@@ -4,13 +4,13 @@ Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
|
||||
|
||||
|
||||
Total REAL time to Xst completion: 0.00 secs
|
||||
Total CPU time to Xst completion: 0.08 secs
|
||||
Total CPU time to Xst completion: 0.09 secs
|
||||
|
||||
--> Parameter xsthdpdir set to xst
|
||||
|
||||
|
||||
Total REAL time to Xst completion: 0.00 secs
|
||||
Total CPU time to Xst completion: 0.08 secs
|
||||
Total CPU time to Xst completion: 0.09 secs
|
||||
|
||||
--> Reading design: LAN_IDE_CP.prj
|
||||
|
||||
@@ -91,6 +91,8 @@ Analyzing hierarchy for entity <LAN_IDE_CP> in library <work> (architecture <beh
|
||||
* HDL Analysis *
|
||||
=========================================================================
|
||||
Analyzing Entity <LAN_IDE_CP> in library <work> (Architecture <behavioral>).
|
||||
WARNING:Xst:819 - "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE_V2/LAN_IDE_CP-Z2v2.vhd" line 158: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
|
||||
<AMIGA_CLK>
|
||||
Entity <LAN_IDE_CP> analyzed. Unit <LAN_IDE_CP> generated.
|
||||
|
||||
|
||||
@@ -108,16 +110,19 @@ WARNING:Xst:647 - Input <DS1> is never used. This port will be preserved and lef
|
||||
WARNING:Xst:647 - Input <FCS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
||||
WARNING:Xst:647 - Input <Z3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
||||
WARNING:Xst:647 - Input <MTCR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
||||
WARNING:Xst:646 - Signal <lancp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
|
||||
WARNING:Xst:646 - Signal <ROM_OE_D0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
|
||||
WARNING:Xst:1780 - Signal <LAN_INT_D0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
|
||||
WARNING:Xst:646 - Signal <IDE_TERM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
|
||||
WARNING:Xst:1780 - Signal <DTACK_S> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
|
||||
WARNING:Xst:646 - Signal <DS_D> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
|
||||
WARNING:Xst:646 - Signal <DECODE_RESET> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
|
||||
Found finite state machine <FSM_0> for signal <LAN_RST_SM>.
|
||||
-----------------------------------------------------------------------
|
||||
| States | 8 |
|
||||
| Transitions | 8 |
|
||||
| Inputs | 0 |
|
||||
| Outputs | 8 |
|
||||
| Outputs | 9 |
|
||||
| Clock | CLK_EXT (rising_edge) |
|
||||
| Reset | RESET (negative) |
|
||||
| Reset type | synchronous |
|
||||
@@ -134,32 +139,33 @@ WARNING:Xst:646 - Signal <DECODE_RESET> is assigned but never used. This unconne
|
||||
Found 1-bit tristate buffer for signal <DTACK>.
|
||||
Found 1-bit tristate buffer for signal <INT2_OUT>.
|
||||
Found 1-bit tristate buffer for signal <INT6_OUT>.
|
||||
Found 1-bit xor2 for signal <AMIGA_CLK$xor0000> created at line 148.
|
||||
Found 1-bit xor2 for signal <AMIGA_CLK$xor0000> created at line 151.
|
||||
Found 1-bit register for signal <AS_D>.
|
||||
Found 2-bit register for signal <AUTO_CONFIG_DONE>.
|
||||
Found 2-bit register for signal <AUTO_CONFIG_DONE_CYCLE>.
|
||||
Found 2-bit adder for signal <AUTO_CONFIG_DONE_CYCLE$addsub0000> created at line 459.
|
||||
Found 2-bit subtractor for signal <AUTO_CONFIG_DONE_CYCLE$addsub0000> created at line 464.
|
||||
Found 1-bit register for signal <autoconfig>.
|
||||
Found 2-bit comparator less for signal <autoconfig$cmp_lt0000> created at line 217.
|
||||
Found 2-bit comparator greater for signal <autoconfig$cmp_gt0000> created at line 227.
|
||||
Found 1-bit register for signal <cp>.
|
||||
Found 8-bit comparator equal for signal <cp$cmp_eq0000> created at line 227.
|
||||
Found 8-bit comparator equal for signal <cp$cmp_eq0000> created at line 237.
|
||||
Found 8-bit register for signal <CP_BASEADR>.
|
||||
Found 1-bit register for signal <CP_RD_S>.
|
||||
Found 1-bit register for signal <CP_WE_QUIRK>.
|
||||
Found 1-bit register for signal <CP_WE_S>.
|
||||
Found 16-bit register for signal <D_IN>.
|
||||
Found 16-bit register for signal <D_OUT>.
|
||||
Found 4-bit register for signal <Dout1>.
|
||||
Found 3-bit comparator less for signal <Dout1$cmp_lt0000> created at line 381.
|
||||
Found 1-bit register for signal <DS_D>.
|
||||
Found 3-bit comparator greater for signal <Dout1$cmp_gt0000> created at line 391.
|
||||
Found 1-bit register for signal <ide>.
|
||||
Found 8-bit comparator equal for signal <ide$cmp_eq0000> created at line 231.
|
||||
Found 8-bit comparator equal for signal <ide$cmp_eq0000> created at line 241.
|
||||
Found 8-bit register for signal <IDE_BASEADR>.
|
||||
Found 1-bit register for signal <IDE_ENABLE>.
|
||||
Found 1-bit register for signal <IDE_R_S>.
|
||||
Found 1-bit register for signal <IDE_TERM>.
|
||||
Found 1-bit register for signal <IDE_W_S>.
|
||||
Found 1-bit register for signal <lan_adr>.
|
||||
Found 1-bit register for signal <lan_adr_sw>.
|
||||
Found 8-bit comparator equal for signal <lan_adr_sw$cmp_eq0000> created at line 220.
|
||||
Found 2-bit comparator less for signal <lan_adr_sw$cmp_lt0000> created at line 221.
|
||||
Found 8-bit comparator equal for signal <lan_adr_sw$cmp_eq0000> created at line 230.
|
||||
Found 2-bit comparator less for signal <lan_adr_sw$cmp_lt0000> created at line 231.
|
||||
Found 8-bit register for signal <LAN_BASEADR>.
|
||||
Found 1-bit register for signal <LAN_CS_RST>.
|
||||
Found 1-bit register for signal <LAN_INT_ENABLE>.
|
||||
@@ -169,12 +175,11 @@ WARNING:Xst:646 - Signal <DECODE_RESET> is assigned but never used. This unconne
|
||||
Found 1-bit register for signal <LAN_WR_RST>.
|
||||
Found 1-bit register for signal <LAN_WRH_S>.
|
||||
Found 1-bit register for signal <LAN_WRL_S>.
|
||||
Found 1-bit register for signal <lancp>.
|
||||
Found 1-bit register for signal <ROM_OE_S>.
|
||||
Found 3-bit register for signal <SHUT_UP>.
|
||||
Summary:
|
||||
inferred 1 Finite State Machine(s).
|
||||
inferred 24 D-type flip-flop(s).
|
||||
inferred 22 D-type flip-flop(s).
|
||||
inferred 1 Adder/Subtractor(s).
|
||||
inferred 6 Comparator(s).
|
||||
inferred 1 Xor(s).
|
||||
@@ -187,15 +192,17 @@ HDL Synthesis Report
|
||||
|
||||
Macro Statistics
|
||||
# Adders/Subtractors : 1
|
||||
2-bit adder : 1
|
||||
2-bit subtractor : 1
|
||||
# Registers : 32
|
||||
1-bit register : 26
|
||||
1-bit register : 24
|
||||
16-bit register : 2
|
||||
2-bit register : 2
|
||||
4-bit register : 1
|
||||
8-bit register : 3
|
||||
# Comparators : 6
|
||||
2-bit comparator less : 2
|
||||
3-bit comparator less : 1
|
||||
2-bit comparator greater : 1
|
||||
2-bit comparator less : 1
|
||||
3-bit comparator greater : 1
|
||||
8-bit comparator equal : 3
|
||||
# Tristates : 8
|
||||
1-bit tristate buffer : 6
|
||||
@@ -229,9 +236,9 @@ Advanced HDL Synthesis Report
|
||||
Macro Statistics
|
||||
# FSMs : 1
|
||||
# Adders/Subtractors : 1
|
||||
2-bit adder : 1
|
||||
# Registers : 24
|
||||
Flip-Flops : 24
|
||||
2-bit subtractor : 1
|
||||
# Registers : 22
|
||||
Flip-Flops : 22
|
||||
# Comparators : 3
|
||||
8-bit comparator equal : 3
|
||||
|
||||
@@ -276,40 +283,39 @@ Design Statistics
|
||||
# IOs : 113
|
||||
|
||||
Cell Usage :
|
||||
# BELS : 864
|
||||
# AND2 : 211
|
||||
# AND3 : 67
|
||||
# AND4 : 8
|
||||
# AND5 : 3
|
||||
# BELS : 745
|
||||
# AND2 : 193
|
||||
# AND3 : 54
|
||||
# AND4 : 7
|
||||
# AND8 : 3
|
||||
# GND : 1
|
||||
# INV : 345
|
||||
# OR2 : 187
|
||||
# OR3 : 10
|
||||
# INV : 284
|
||||
# OR2 : 155
|
||||
# OR3 : 20
|
||||
# OR4 : 2
|
||||
# XOR2 : 27
|
||||
# FlipFlops/Latches : 61
|
||||
# FD : 5
|
||||
# FDC : 9
|
||||
# FDCE : 6
|
||||
# FDP : 8
|
||||
# FDPE : 33
|
||||
# IO Buffers : 107
|
||||
# IBUF : 36
|
||||
# XOR2 : 26
|
||||
# FlipFlops/Latches : 91
|
||||
# FD : 6
|
||||
# FDC : 8
|
||||
# FDCE : 33
|
||||
# FDP : 7
|
||||
# FDPE : 37
|
||||
# IO Buffers : 106
|
||||
# IBUF : 35
|
||||
# IOBUFE : 32
|
||||
# OBUF : 33
|
||||
# OBUFE : 6
|
||||
=========================================================================
|
||||
|
||||
|
||||
Total REAL time to Xst completion: 3.00 secs
|
||||
Total CPU time to Xst completion: 2.73 secs
|
||||
Total REAL time to Xst completion: 2.00 secs
|
||||
Total CPU time to Xst completion: 2.72 secs
|
||||
|
||||
-->
|
||||
|
||||
Total memory usage is 4514352 kilobytes
|
||||
Total memory usage is 4514348 kilobytes
|
||||
|
||||
Number of errors : 0 ( 0 filtered)
|
||||
Number of warnings : 9 ( 0 filtered)
|
||||
Number of warnings : 13 ( 0 filtered)
|
||||
Number of infos : 1 ( 0 filtered)
|
||||
|
||||
|
||||
Reference in New Issue
Block a user