Datata access works for fixed base address
This commit is contained in:
@@ -3,13 +3,13 @@ Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
|
||||
--> Parameter TMPDIR set to xst/projnav.tmp
|
||||
|
||||
|
||||
Total REAL time to Xst completion: 1.00 secs
|
||||
Total REAL time to Xst completion: 0.00 secs
|
||||
Total CPU time to Xst completion: 0.13 secs
|
||||
|
||||
--> Parameter xsthdpdir set to xst
|
||||
|
||||
|
||||
Total REAL time to Xst completion: 1.00 secs
|
||||
Total REAL time to Xst completion: 0.00 secs
|
||||
Total CPU time to Xst completion: 0.13 secs
|
||||
|
||||
--> Reading design: LAN_IDE_CP.prj
|
||||
@@ -116,6 +116,8 @@ WARNING:Xst:647 - Input <CP_IRQ> is never used. This port will be preserved and
|
||||
WARNING:Xst:2565 - Inout <A<1>> is never assigned.
|
||||
WARNING:Xst:647 - Input <MTCR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
||||
WARNING:Xst:647 - Input <C1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
||||
WARNING:Xst:646 - Signal <dq_swap> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
|
||||
WARNING:Xst:646 - Signal <LAN_BASEADR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
|
||||
INFO:Xst:1799 - State start_read_upper is never reached in FSM <LAN_SM>.
|
||||
Found finite state machine <FSM_0> for signal <LAN_SM>.
|
||||
-----------------------------------------------------------------------
|
||||
@@ -175,12 +177,8 @@ INFO:Xst:1799 - State start_read_upper is never reached in FSM <LAN_SM>.
|
||||
Found 1-bit register for signal <autoconfig>.
|
||||
Found 8-bit register for signal <Dout1>.
|
||||
Found 16-bit register for signal <DQ_DATA>.
|
||||
Found 1-bit register for signal <dq_swap>.
|
||||
Found 16-bit comparator equal for signal <dq_swap$cmp_eq0000> created at line 247.
|
||||
Found 2-bit comparator less for signal <dq_swap$cmp_lt0000> created at line 248.
|
||||
Found 14-bit register for signal <LAN_A_INIT>.
|
||||
Found 1-bit register for signal <lan_adr>.
|
||||
Found 16-bit register for signal <LAN_BASEADR>.
|
||||
Found 1-bit register for signal <LAN_CS_RST>.
|
||||
Found 16-bit register for signal <LAN_D_INIT>.
|
||||
Found 1-bit register for signal <LAN_INT_ENABLE>.
|
||||
@@ -199,8 +197,7 @@ INFO:Xst:1799 - State start_read_upper is never reached in FSM <LAN_SM>.
|
||||
Summary:
|
||||
inferred 2 Finite State Machine(s).
|
||||
inferred 1 ROM(s).
|
||||
inferred 48 D-type flip-flop(s).
|
||||
inferred 2 Comparator(s).
|
||||
inferred 47 D-type flip-flop(s).
|
||||
inferred 57 Tristate(s).
|
||||
Unit <LAN_IDE_CP> synthesized.
|
||||
|
||||
@@ -211,14 +208,11 @@ HDL Synthesis Report
|
||||
Macro Statistics
|
||||
# ROMs : 1
|
||||
16x8-bit ROM : 1
|
||||
# Registers : 55
|
||||
1-bit register : 49
|
||||
# Registers : 53
|
||||
1-bit register : 48
|
||||
14-bit register : 2
|
||||
16-bit register : 3
|
||||
16-bit register : 2
|
||||
8-bit register : 1
|
||||
# Comparators : 2
|
||||
16-bit comparator equal : 1
|
||||
2-bit comparator less : 1
|
||||
# Tristates : 27
|
||||
1-bit tristate buffer : 25
|
||||
16-bit tristate buffer : 2
|
||||
@@ -292,10 +286,8 @@ Macro Statistics
|
||||
# FSMs : 2
|
||||
# ROMs : 1
|
||||
16x8-bit ROM : 1
|
||||
# Registers : 48
|
||||
Flip-Flops : 48
|
||||
# Comparators : 1
|
||||
16-bit comparator equal : 1
|
||||
# Registers : 47
|
||||
Flip-Flops : 47
|
||||
|
||||
=========================================================================
|
||||
|
||||
@@ -386,25 +378,25 @@ Design Statistics
|
||||
# IOs : 116
|
||||
|
||||
Cell Usage :
|
||||
# BELS : 789
|
||||
# AND2 : 252
|
||||
# AND3 : 33
|
||||
# BELS : 599
|
||||
# AND2 : 193
|
||||
# AND3 : 18
|
||||
# AND4 : 7
|
||||
# AND8 : 4
|
||||
# AND8 : 3
|
||||
# GND : 1
|
||||
# INV : 235
|
||||
# OR2 : 199
|
||||
# INV : 189
|
||||
# OR2 : 146
|
||||
# OR3 : 22
|
||||
# OR4 : 2
|
||||
# OR8 : 16
|
||||
# VCC : 1
|
||||
# XOR2 : 17
|
||||
# FlipFlops/Latches : 122
|
||||
# XOR2 : 1
|
||||
# FlipFlops/Latches : 105
|
||||
# FD : 1
|
||||
# FDC : 26
|
||||
# FDC : 25
|
||||
# FDCE : 3
|
||||
# FDP : 42
|
||||
# FDPE : 50
|
||||
# FDPE : 34
|
||||
# IO Buffers : 109
|
||||
# IBUF : 19
|
||||
# IOBUFE : 48
|
||||
@@ -413,14 +405,14 @@ Cell Usage :
|
||||
=========================================================================
|
||||
|
||||
|
||||
Total REAL time to Xst completion: 9.00 secs
|
||||
Total CPU time to Xst completion: 8.22 secs
|
||||
Total REAL time to Xst completion: 8.00 secs
|
||||
Total CPU time to Xst completion: 8.40 secs
|
||||
|
||||
-->
|
||||
|
||||
Total memory usage is 4534836 kilobytes
|
||||
Total memory usage is 4534752 kilobytes
|
||||
|
||||
Number of errors : 0 ( 0 filtered)
|
||||
Number of warnings : 52 ( 0 filtered)
|
||||
Number of warnings : 54 ( 0 filtered)
|
||||
Number of infos : 10 ( 0 filtered)
|
||||
|
||||
|
||||
Reference in New Issue
Block a user