diff --git a/Bilder/Aufgebaut.jpg b/Bilder/Aufgebaut.jpg index b612360..56c237e 100644 Binary files a/Bilder/Aufgebaut.jpg and b/Bilder/Aufgebaut.jpg differ diff --git a/Bilder/Autoconfig.jpg b/Bilder/Autoconfig.jpg new file mode 100644 index 0000000..a8c55ed Binary files /dev/null and b/Bilder/Autoconfig.jpg differ diff --git a/Bilder/Hardware.jpg b/Bilder/Hardware.jpg new file mode 100644 index 0000000..9591ed5 Binary files /dev/null and b/Bilder/Hardware.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE.gise b/Logic/LAN_IDE/LAN_IDE.gise index 9973d4b..dbbc078 100644 --- a/Logic/LAN_IDE/LAN_IDE.gise +++ b/Logic/LAN_IDE/LAN_IDE.gise @@ -21,8 +21,84 @@ - + + + + + + + + + + + + + + + + + + + + + + + - + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE.xise b/Logic/LAN_IDE/LAN_IDE.xise index ab3d1e6..fbbe06e 100644 --- a/Logic/LAN_IDE/LAN_IDE.xise +++ b/Logic/LAN_IDE/LAN_IDE.xise @@ -19,134 +19,63 @@ + + + - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - @@ -158,15 +87,8 @@ - - - - - - - @@ -178,25 +100,14 @@ - - - + - - - - - - - + - - - @@ -204,16 +115,11 @@ - - - - - @@ -221,75 +127,35 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - @@ -298,33 +164,19 @@ - - - - - - - - + - - - - - - - @@ -334,34 +186,22 @@ - - - - - - - - + - - - - - diff --git a/Logic/LAN_IDE/LAN_IDE_CP.bld b/Logic/LAN_IDE/LAN_IDE_CP.bld new file mode 100644 index 0000000..46b5398 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.bld @@ -0,0 +1,58 @@ +Release 14.6 ngdbuild P.68d (nt64) +Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. + +Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe +-intstyle ise -dd _ngo -uc pinlist.ucf -p xc95144xl-TQ144-10 LAN_IDE_CP.ngc +LAN_IDE_CP.ngd + +Reading NGO file +"C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.ngc" +... +Gathering constraint information from source properties... +Done. + +Annotating constraints to design from ucf file "pinlist.ucf" ... +Resolving constraint associations... +Checking Constraint Associations... +Done... + +Checking expanded design ... +WARNING:NgdBuild:470 - bidirect pad net 'DQ<0>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<1>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<2>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<3>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<4>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<10>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<5>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<11>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<6>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<12>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<7>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<13>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<8>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<14>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<9>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'DQ<15>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'A<14>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'A<15>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'A<7>' has no legal driver +WARNING:NgdBuild:470 - bidirect pad net 'A<8>' has no legal driver + +Partition Implementation Status +------------------------------- + + No Partitions were found in this design. + +------------------------------- + +NGDBUILD Design Results Summary: + Number of errors: 0 + Number of warnings: 20 + +Total memory usage is 190196 kilobytes + +Writing NGD file "LAN_IDE_CP.ngd" ... +Total REAL time to NGDBUILD completion: 5 sec +Total CPU time to NGDBUILD completion: 5 sec + +Writing NGDBUILD log file "LAN_IDE_CP.bld"... diff --git a/Logic/LAN_IDE/LAN_IDE_CP.cmd_log b/Logic/LAN_IDE/LAN_IDE_CP.cmd_log new file mode 100644 index 0000000..10909b3 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.cmd_log @@ -0,0 +1,42 @@ +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +ngdbuild -intstyle ise -dd _ngo -i -p xc95144xl-TQ144-10 LAN_IDE_CP.ngc LAN_IDE_CP.ngd +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +ngdbuild -intstyle ise -dd _ngo -uc pinlist.ucf -p xc95144xl-TQ144-10 LAN_IDE_CP.ngc LAN_IDE_CP.ngd +cpldfit -intstyle ise -p xc95144xl-10-TQ144 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 54 -pterms 25 -unused float -power std -terminate keeper LAN_IDE_CP.ngd +XSLTProcess LAN_IDE_CP_build.xml +tsim -intstyle ise LAN_IDE_CP LAN_IDE_CP.nga +taengine -intstyle ise -f LAN_IDE_CP -w --format html1 -l LAN_IDE_CP_html/tim/timing_report.htm +hprep6 -s IEEE1149 -n LAN_IDE_CP -i LAN_IDE_CP +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +ngdbuild -intstyle ise -dd _ngo -uc pinlist.ucf -p xc95144xl-TQ144-10 LAN_IDE_CP.ngc LAN_IDE_CP.ngd +cpldfit -intstyle ise -p xc95144xl-10-TQ144 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 54 -pterms 25 -unused float -power std -terminate keeper LAN_IDE_CP.ngd +XSLTProcess LAN_IDE_CP_build.xml +tsim -intstyle ise LAN_IDE_CP LAN_IDE_CP.nga +hprep6 -s IEEE1149 -n LAN_IDE_CP -i LAN_IDE_CP +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +ngdbuild -intstyle ise -dd _ngo -uc pinlist.ucf -p xc95144xl-TQ144-10 LAN_IDE_CP.ngc LAN_IDE_CP.ngd +cpldfit -intstyle ise -p xc95144xl-10-TQ144 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 54 -pterms 25 -unused float -power std -terminate keeper LAN_IDE_CP.ngd +XSLTProcess LAN_IDE_CP_build.xml +tsim -intstyle ise LAN_IDE_CP LAN_IDE_CP.nga +hprep6 -s IEEE1149 -n LAN_IDE_CP -i LAN_IDE_CP +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +ngdbuild -intstyle ise -dd _ngo -uc pinlist.ucf -p xc95144xl-TQ144-10 LAN_IDE_CP.ngc LAN_IDE_CP.ngd +cpldfit -intstyle ise -p xc95144xl-10-TQ144 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 54 -pterms 25 -unused float -power std -terminate keeper LAN_IDE_CP.ngd +XSLTProcess LAN_IDE_CP_build.xml +tsim -intstyle ise LAN_IDE_CP LAN_IDE_CP.nga +hprep6 -s IEEE1149 -n LAN_IDE_CP -i LAN_IDE_CP +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +xst -intstyle ise -ifn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.xst" -ofn "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.syr" +ngdbuild -intstyle ise -dd _ngo -uc pinlist.ucf -p xc95144xl-TQ144-10 LAN_IDE_CP.ngc LAN_IDE_CP.ngd +cpldfit -intstyle ise -p xc95144xl-10-TQ144 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 54 -pterms 25 -unused float -power std -terminate keeper LAN_IDE_CP.ngd +XSLTProcess LAN_IDE_CP_build.xml +tsim -intstyle ise LAN_IDE_CP LAN_IDE_CP.nga +hprep6 -s IEEE1149 -n LAN_IDE_CP -i LAN_IDE_CP diff --git a/Logic/LAN_IDE/LAN_IDE_CP.gyd b/Logic/LAN_IDE/LAN_IDE_CP.gyd new file mode 100644 index 0000000..788deb2 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.gyd @@ -0,0 +1,90 @@ +Pin Freeze File: version P.68d + +95144XL144TQ XC95144XL-10-TQ144 +AS S:PIN80 +AUTOBOOT_OFF S:PIN75 +A<12> S:PIN61 +A<13> S:PIN64 +A<16> S:PIN97 +A<17> S:PIN95 +A<18> S:PIN94 +A<19> S:PIN92 +A<1> S:PIN57 +A<20> S:PIN91 +A<21> S:PIN88 +A<22> S:PIN87 +A<23> S:PIN86 +A<2> S:PIN54 +A<3> S:PIN52 +A<4> S:PIN50 +A<5> S:PIN49 +A<6> S:PIN51 +BERR S:PIN98 +C1 S:PIN103 +C3 S:PIN102 +A<9> S:PIN58 +A<10> S:PIN59 +A<11> S:PIN60 +RESET S:PIN143 +RW S:PIN83 +UDS S:PIN81 +IDE_A<0> S:PIN24 +IDE_A<1> S:PIN26 +IDE_A<2> S:PIN25 +IDE_CS<0> S:PIN22 +IDE_CS<1> S:PIN23 +IDE_R S:PIN27 +IDE_W S:PIN28 +D<9> S:PIN40 +D<8> S:PIN19 +D<7> S:PIN16 +D<0> S:PIN2 +D<6> S:PIN14 +D<5> S:PIN20 +D<4> S:PIN21 +D<3> S:PIN15 +D<2> S:PIN39 +D<1> S:PIN17 +D<11> S:PIN43 +D<10> S:PIN41 +ROM_B<1> S:PIN69 +ROM_B<0> S:PIN68 +DTACK S:PIN85 +ROM_OE S:PIN35 +D<12> S:PIN44 +D<14> S:PIN46 +D<13> S:PIN45 +D<15> S:PIN48 + + +;The remaining section of the .gyd file is for documentation purposes only. +;It shows where your internal equations were placed in the last successful fit. + +PARTITION FB1_1 IDE_CS_1_OBUF N1$BUF1 N1$BUF7 IDE_A_2_OBUF$BUF0 + N1$BUF0 N1$BUF3 AUTOCONFIG_IN_PROGRESS N1$BUF4 + IDE_CS_0_OBUF IDE_ENABLE IDE_A_0_OBUF$BUF0 IDE_A_1_OBUF$BUF0 + +PARTITION FB1_14 IDE_R_S IDE_W_S ROM_OE_S EXP14_ + D<12>_BUFR.MC +PARTITION FB2_1 D<14>_BUFR.MC EXP15_ EXP16_ +PARTITION FB2_5 N1$BUF10 +PARTITION FB2_8 AUTO_CONFIG_DONE<2> AUTO_CONFIG_DONE<0> AUTO_CONFIG_DONE_CYCLE<2> AUTO_CONFIG_DONE_CYCLE<0> + IDE_BASEADR<7> IDE_BASEADR<6> EXP17_ D<13>_BUFR.MC + N1$BUF2 N1$BUF5 EXP18_ +PARTITION FB3_1 N1$BUF6 +PARTITION FB3_3 N1$BUF9 _10_ +PARTITION FB3_7 _11_ +PARTITION FB3_9 N1 _13_ N1$BUF8 _12_ + +PARTITION FB3_15 AUTO_CONFIG_DONE<1> AUTO_CONFIG_DONE_CYCLE<1> IDE_BASEADR<3> IDE_BASEADR<2> + +PARTITION FB4_1 ide EXP19_ EXP20_ +PARTITION FB4_16 ide/ide_CLKF autoconfig EXP21_ +PARTITION FB5_10 ROM_B_0_OBUF$BUF0 +PARTITION FB5_13 SHUT_UP<1> IDE_BASEADR<5> IDE_BASEADR<4> IDE_BASEADR<1> + ROM_B_0_OBUF IDE_BASEADR<0> +PARTITION FB6_16 EXP22_ D<15>_BUFR.MC EXP23_ +PARTITION FB7_12 ROM_B_0_OBUF$BUF1 + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP.jed b/Logic/LAN_IDE/LAN_IDE_CP.jed new file mode 100644 index 0000000..3c09d1a --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.jed @@ -0,0 +1,1750 @@ +Programmer Jedec Bit Map +Date Extracted: Thu Dec 15 19:48:51 2016 + +QF93312* +QP144* +QV0* +F0* +X0* +J0 0* +N VERSION P.68d* +N DEVICE XC95144XL-10-TQ144* +N PPMAP 12 10* +N PPMAP 112 100* +N PPMAP 113 101* +N PPMAP 114 102* +N PPMAP 115 103* +N PPMAP 116 104* +N PPMAP 117 105* +N PPMAP 118 106* +N PPMAP 119 107* +N PPMAP 13 11* +N PPMAP 123 110* +N PPMAP 124 111* +N PPMAP 125 112* +N PPMAP 127 113* +N PPMAP 129 115* +N PPMAP 130 116* +N PPMAP 132 117* +N PPMAP 133 118* +N PPMAP 134 119* +N PPMAP 14 12* +N PPMAP 135 120* +N PPMAP 136 121* +N PPMAP 139 124* +N PPMAP 140 125* +N PPMAP 141 126* +N PPMAP 143 128* +N PPMAP 144 129* +N PPMAP 15 13* +N PPMAP 145 130* +N PPMAP 146 131* +N PPMAP 147 132* +N PPMAP 148 133* +N PPMAP 149 134* +N PPMAP 152 135* +N PPMAP 153 136* +N PPMAP 154 137* +N PPMAP 155 138* +N PPMAP 156 139* +N PPMAP 16 14* +N PPMAP 157 140* +N PPMAP 159 142* +N PPMAP 160 143* +N PPMAP 17 15* +N PPMAP 18 16* +N PPMAP 19 17* +N PPMAP 21 19* +N PPMAP 2 2* +N PPMAP 22 20* +N PPMAP 23 21* +N PPMAP 24 22* +N PPMAP 25 23* +N PPMAP 26 24* +N PPMAP 27 25* +N PPMAP 28 26* +N PPMAP 29 27* +N PPMAP 30 28* +N PPMAP 4 3* +N PPMAP 33 30* +N PPMAP 34 31* +N PPMAP 35 32* +N PPMAP 36 33* +N PPMAP 37 34* +N PPMAP 39 35* +N PPMAP 42 38* +N PPMAP 43 39* +N PPMAP 5 4* +N PPMAP 44 40* +N PPMAP 45 41* +N PPMAP 47 43* +N PPMAP 48 44* +N PPMAP 49 45* +N PPMAP 50 46* +N PPMAP 52 48* +N PPMAP 54 49* +N PPMAP 6 5* +N PPMAP 56 50* +N PPMAP 57 51* +N PPMAP 58 52* +N PPMAP 59 53* +N PPMAP 60 54* +N PPMAP 62 56* +N PPMAP 63 57* +N PPMAP 64 58* +N PPMAP 66 59* +N PPMAP 8 6* +N PPMAP 68 60* +N PPMAP 69 61* +N PPMAP 72 64* +N PPMAP 74 66* +N PPMAP 76 68* +N PPMAP 77 69* +N PPMAP 9 7* +N PPMAP 78 70* +N PPMAP 79 71* +N PPMAP 82 74* +N PPMAP 84 75* +N PPMAP 86 76* +N PPMAP 87 77* +N PPMAP 88 78* +N PPMAP 89 79* +N PPMAP 90 80* +N PPMAP 91 81* +N PPMAP 92 82* +N PPMAP 93 83* +N PPMAP 95 85* +N PPMAP 96 86* +N PPMAP 97 87* +N PPMAP 98 88* +N PPMAP 11 9* +N PPMAP 102 91* +N PPMAP 103 92* +N PPMAP 104 93* +N PPMAP 105 94* +N PPMAP 106 95* +N PPMAP 107 96* +N PPMAP 108 97* +N PPMAP 109 98* +L0000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0000064 00000000 00001000 00000000 00000000 00000100 00000000 00000000 00000000* +L0000128 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0000192 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0000256 00000000 00000000 00000000 10000000 00000000 00000000 00000000 00000000* +L0000320 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0000384 00000000 00000000 00000100 00000000 00001000 00000000 00000000 00000000* +L0000448 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0000512 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0000576 000000 000000 000000 000000 000000 000000 000000 000000* +L0000624 000000 000000 000000 000000 000000 000000 000000 000000* +L0000672 000000 000100 000001 000000 000011 000000 000000 000000* +L0000720 000000 000000 000000 000000 000000 000000 000000 000000* +L0000768 000000 000000 000000 000000 000000 000000 000000 000000* +L0000816 000000 000000 000000 000000 000000 000000 000000 000000* +L0000864 10000000 00000100 00000000 00000000 00000000 00000100 00000000 00000000* +L0000928 10010100 10010000 00000100 00000000 00001000 00000100 00000000 00000000* +L0000992 10010100 10011100 00000100 00000000 00001000 00000100 00000000 00000000* +L0001056 10000100 10001100 00000000 10000000 00000100 00000100 00000000 00000000* +L0001120 10000100 10001100 00000000 00000000 00000000 00000000 00000000 00000000* +L0001184 00000100 10001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0001248 00001100 10011000 00000000 00000100 00000000 00000100 00000000 00000000* +L0001312 00000100 10011000 00000000 00000100 00000000 00000100 00000000 00000000* +L0001376 00000100 10011000 00000100 00000100 00001000 00000100 00000000 00000000* +L0001440 000001 100010 000000 000000 000000 000001 000000 000000* +L0001488 000000 100001 000000 000000 000000 000001 000000 000000* +L0001536 000011 100011 000000 000000 000000 000001 000000 000000* +L0001584 000011 100011 000000 000000 000000 000001 000000 000000* +L0001632 000001 000011 000001 000000 000011 000001 000000 000000* +L0001680 000001 000111 000000 000000 000000 000001 000000 000000* +L0001728 10000010 00000100 00000000 00000000 00000000 00000000 00000000 00000000* +L0001792 10100100 10000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0001856 10010100 10011100 00000100 00000000 00001100 00000100 00000000 00000000* +L0001920 10000100 10001100 00000000 00000000 00000100 00000100 00000000 00000000* +L0001984 10000100 10001100 00000000 00000000 00000000 00000000 00000000 00000000* +L0002048 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0002112 00001000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0002176 00000000 10011000 00000100 00000000 00001000 00000000 00000000 00000000* +L0002240 00000000 10011000 00000100 00000000 00001000 00000000 00000000 00000000* +L0002304 000001 100010 000000 000000 000000 000001 000000 000000* +L0002352 000000 100000 000000 000000 000000 000001 000000 000000* +L0002400 000011 100000 000000 000000 000000 000001 000000 000000* +L0002448 000011 100100 000001 000000 000011 000001 000000 000000* +L0002496 000001 000110 000001 000000 000011 000001 000000 000000* +L0002544 000001 000111 000000 000000 000000 000001 000000 000000* +L0002592 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0002656 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0002720 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0002784 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0002848 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0002912 00000000 00100000 00000000 00000000 00000000 00000000 00000000 00000000* +L0002976 00000100 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0003040 00000000 00000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0003104 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0003168 000000 000000 000000 000000 000000 000000 000000 000000* +L0003216 000000 001000 000010 000000 000000 000000 000000 000000* +L0003264 000000 000011 000000 000000 000000 000000 000000 000000* +L0003312 000000 000000 000000 000000 000000 000000 000000 000000* +L0003360 000000 000000 000000 000000 000000 000000 000000 000000* +L0003408 000000 000000 000000 000000 000000 000000 000000 000000* +L0003456 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0003520 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0003584 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0003648 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0003712 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0003776 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0003840 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0003904 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0003968 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0004032 000000 000000 000000 000000 000000 000000 000000 000000* +L0004080 000000 000000 000000 000000 000000 000000 000000 000000* +L0004128 000000 000000 000000 100000 000000 000000 000000 000000* +L0004176 000000 000000 000000 000000 000000 000000 000000 000000* +L0004224 000000 000000 000000 000000 000000 000000 000000 000000* +L0004272 000000 000100 000000 000000 000000 000000 000000 000000* +L0004320 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0004384 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0004448 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0004512 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0004576 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0004640 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0004704 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0004768 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0004832 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0004896 000000 000000 000000 000000 000000 000000 000000 000000* +L0004944 000000 000000 000000 000000 000000 000000 000000 000000* +L0004992 000000 000000 000000 000000 000000 000000 000000 000000* +L0005040 000000 000000 000000 100000 000000 000000 000000 000000* +L0005088 000000 000100 000000 000000 000000 000000 000000 000000* +L0005136 000000 000000 000000 000000 000000 000000 000000 000000* +L0005184 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0005248 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0005312 00000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0005376 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0005440 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0005504 00000100 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0005568 00000100 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0005632 00000110 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0005696 00000100 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0005760 000000 000000 000000 000000 000000 000000 000000 000000* +L0005808 000000 000000 000000 000000 000000 000000 000000 000000* +L0005856 000000 000000 000000 000000 000000 000000 000000 000000* +L0005904 000000 000000 000000 000000 000000 000000 000000 000000* +L0005952 000000 000000 000000 000000 000000 000000 000000 000000* +L0006000 000000 000000 000000 000000 000000 000000 000000 000000* +L0006048 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0006112 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0006176 00000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0006240 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0006304 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0006368 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0006432 00000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0006496 00000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0006560 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0006624 000000 000000 000000 000000 000000 000000 000000 000000* +L0006672 000000 000000 000000 000000 000000 000000 000000 000000* +L0006720 000000 000000 000000 000000 000000 000000 000000 000000* +L0006768 000000 000000 000000 000000 000000 000000 000000 000000* +L0006816 000000 000000 000000 000000 000000 000000 000000 000000* +L0006864 000000 000000 000000 000000 000000 000000 000000 000000* +L0006912 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0006976 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007040 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007104 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007168 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007232 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007296 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007360 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007424 00000000 00010000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007488 000000 000000 000000 000000 000000 000000 000000 000000* +L0007536 000000 000000 000000 000000 000000 000000 000000 000000* +L0007584 000000 000000 000000 000000 000000 000000 000000 000000* +L0007632 000000 000000 000000 000000 000000 000000 000000 000000* +L0007680 000000 000000 000000 000000 000000 000000 000000 000000* +L0007728 000000 000000 000000 000000 000000 000000 000000 000000* +L0007776 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007840 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007904 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0007968 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008032 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008096 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008160 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008224 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008288 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008352 000000 000000 000000 000000 000000 000000 000000 000000* +L0008400 000000 000000 000000 000000 000000 000000 000000 000000* +L0008448 000000 000000 000000 000000 000000 000000 000000 000000* +L0008496 000000 000100 000000 000000 000000 000000 000000 000000* +L0008544 000000 000000 000000 000000 000000 000000 000000 000000* +L0008592 000000 000000 000000 000000 000000 000000 000000 000000* +L0008640 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008704 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008768 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008832 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008896 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0008960 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009024 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009088 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009152 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009216 000000 000000 000000 000000 000000 000000 000000 000000* +L0009264 000000 000000 000000 000000 000000 000000 000000 000000* +L0009312 000000 000000 000000 000000 000000 000000 000000 000000* +L0009360 000000 000000 000000 000000 000000 000000 000000 000000* +L0009408 000000 000000 000000 000000 000000 000000 000000 000000* +L0009456 000000 000000 000000 000000 000000 000000 000000 000000* +L0009504 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009568 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009632 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009696 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009760 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009824 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009888 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0009952 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0010016 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0010080 000000 000000 000000 000000 000000 000000 000000 000000* +L0010128 000000 000000 000000 000000 000000 000000 000000 000000* +L0010176 000000 000000 000000 000000 000000 000000 000000 000000* +L0010224 000000 000000 000000 000000 000000 000000 000000 000000* +L0010272 000000 000000 000000 000000 000000 000000 000000 000000* +L0010320 000000 000000 000000 000000 000000 000000 000000 000000* +L0010368 00000001 00000011 00000001 00000010 00000000 00000000 00000000 00000000* +L0010432 00000001 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0010496 00000001 00000001 00000001 00000000 00000000 00000000 00000000 00000000* +L0010560 00000010 00000001 00000010 00000000 00000001 00000000 00000000 00000000* +L0010624 00000001 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0010688 00000001 00000001 00000001 00000000 00000001 00000000 00000000 00000000* +L0010752 00000011 00000000 00000011 00000001 00000001 00000000 00000000 00000000* +L0010816 00000000 00000010 00000001 00000001 00000000 00000001 00000000 00000000* +L0010880 00000011 00000010 00000001 10000000 00000001 00000000 00000000 00000000* +L0010944 000000 000000 000000 000000 000000 000000 000000 000000* +L0010992 000000 000000 000000 000000 000000 000000 000000 000000* +L0011040 000000 000000 000000 000000 000000 000000 000000 000000* +L0011088 000000 000000 000000 000000 000000 000000 000000 000000* +L0011136 000000 000000 000000 000000 000000 000000 000000 000000* +L0011184 000000 000000 000000 000000 000000 000000 000000 000000* +L0011232 00000011 00000011 00000000 00000010 00000000 00000000 00000000 00000000* +L0011296 00000010 00000111 11110000 00000010 00000000 00000000 00000000 00000000* +L0011360 00000000 00000011 00000000 00000010 00000000 00000000 00000000 00000000* +L0011424 00000000 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0011488 00000001 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0011552 00000001 00000001 00000001 00000000 00000001 00000000 00000000 00000000* +L0011616 11100011 01000101 00010001 00000100 00000001 00000001 00000000 00000000* +L0011680 00000001 00000010 00000001 10000101 00000000 00000001 00000000 00000000* +L0011744 00000001 00000011 00000001 00000101 00000001 00000001 00000000 00000000* +L0011808 000000 000000 000000 000000 000000 000000 000000 000000* +L0011856 000000 000000 000000 000000 000000 000000 000000 000000* +L0011904 110000 000000 101100 000000 000000 000000 000000 000000* +L0011952 000000 000000 000000 000000 000000 000000 000000 000000* +L0012000 000000 000000 000000 000000 000000 000000 000000 000000* +L0012048 000000 000000 000000 000000 000000 000000 000000 000000* +L0012096 00000001 00000111 00000011 00000010 00000000 00000000 00000000 00000000* +L0012160 00000110 00000001 00000001 00000000 00000000 00000000 00000000 00000000* +L0012224 10000010 10010001 00000011 00000000 00000000 00000000 00000000 00000000* +L0012288 00000100 00001001 00000010 00000000 00000001 00000000 00000000 00000000* +L0012352 00000011 10000010 00000000 00000000 00000001 00000000 00000000 00000000* +L0012416 00000011 00000001 00000001 00000000 00000001 00000000 00000000 00000000* +L0012480 00000010 00000001 00000011 00000000 00000001 00000000 00000000 00000000* +L0012544 00000010 10000011 00000001 00000101 00000000 00000001 00000000 00000000* +L0012608 00000001 00000010 00000011 00000000 00000001 00000000 00000000 00000000* +L0012672 000000 000000 000000 000000 000000 000000 000000 000000* +L0012720 000000 000000 000000 000000 000000 000001 000000 000000* +L0012768 000000 000000 000000 000000 000000 000001 000000 000000* +L0012816 000001 000000 000000 000000 000000 000000 000000 000000* +L0012864 000000 000010 000000 000000 000000 000000 000000 000000* +L0012912 000000 000001 000000 000000 000000 000000 000000 000000* +L0012960 00000010 00000000 00000011 00000000 00000000 00000100 00000000 00000000* +L0013024 00000010 00000010 00000001 00000010 00000000 00000000 00000000 00000000* +L0013088 00000010 00000010 00000011 00000010 00000000 00000000 00000000 00000000* +L0013152 00000000 00000000 00000010 00000000 00000000 00000000 00000000 00000000* +L0013216 00000010 00000011 00000000 00000000 00000000 00000000 00000000 00000000* +L0013280 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0013344 00000001 00001001 00000010 00000000 00000000 00000001 00000000 00000000* +L0013408 00000011 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0013472 00000100 00000001 00000010 00000001 00000000 00000001 00000000 00000000* +L0013536 000000 000000 000000 000000 000000 000000 000000 000000* +L0013584 000000 000000 000000 000000 000000 000000 000000 000000* +L0013632 000000 000000 000000 000000 000000 000000 000000 000000* +L0013680 000000 000000 000000 000000 000000 000000 000000 000000* +L0013728 000000 000001 000000 000000 000000 000000 000000 000000* +L0013776 000000 000000 000000 000000 000000 000000 000000 000000* +L0013824 00000001 00000011 00000000 00000010 00000000 00000000 00000000 00000000* +L0013888 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0013952 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0014016 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0014080 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0014144 00000000 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0014208 00000000 00000000 00000001 00000000 00000001 00000000 00000000 00000000* +L0014272 00000000 00000000 00000001 00000001 00000000 00000001 00000000 00000000* +L0014336 00000001 00000000 00000001 00000000 00000001 00000000 00000000 00000000* +L0014400 000000 000000 000000 000000 000000 000000 000000 000000* +L0014448 000000 000000 000000 000000 000000 000000 000000 000000* +L0014496 000000 000000 000000 000000 000000 000000 000000 000000* +L0014544 000000 000000 000000 000000 000000 000000 000000 000000* +L0014592 000000 000000 000000 000000 000000 000000 000000 000000* +L0014640 000000 000000 000000 000000 000000 000000 000000 000000* +L0014688 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0014752 00000000 00000010 00000000 00000010 00000000 00000000 00000000 00000000* +L0014816 00000000 00000010 00000000 00000010 00000000 00000000 00000000 00000000* +L0014880 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0014944 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0015008 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0015072 00000001 00000001 00000000 00000000 00000000 00000001 00000000 00000000* +L0015136 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0015200 00000000 00000001 00000000 00000001 00000000 00000001 00000000 00000000* +L0015264 000000 000000 000000 000000 000000 000000 000000 000000* +L0015312 000000 000000 000000 000000 000000 000000 000000 000000* +L0015360 000000 000000 000000 000000 000000 000000 000000 000000* +L0015408 000000 000000 000000 000000 000000 000000 000000 000000* +L0015456 000000 000000 000000 000000 000000 000000 000000 000000* +L0015504 000000 000000 000000 000000 000000 000000 000000 000000* +L0015552 00000000 00000010 00000000 00000010 00000000 00000000 00000000 00000000* +L0015616 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0015680 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0015744 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0015808 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0015872 00000000 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0015936 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0016000 00000000 00000000 00000001 00000001 00000000 00000001 00000000 00000000* +L0016064 00000001 00000000 00000001 00000000 00000001 00000000 00000000 00000000* +L0016128 000000 000000 000000 000000 000000 000000 000000 000000* +L0016176 000000 000000 000000 000000 000000 000000 000000 000000* +L0016224 000000 000000 000000 000000 000000 000000 000000 000000* +L0016272 000000 000000 000000 000000 000000 000000 000000 000000* +L0016320 000000 000000 000000 000000 000000 000000 000000 000000* +L0016368 000000 000000 000000 000000 000000 000000 000000 000000* +L0016416 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0016480 00000000 00010011 00000000 00000010 00000000 00000000 00000000 00000000* +L0016544 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0016608 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0016672 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0016736 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0016800 00000001 00100001 00000000 00000000 00000000 00000001 00000000 00000000* +L0016864 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0016928 00000000 00000001 00000000 00000001 00000000 00000001 00000000 00000000* +L0016992 000000 000000 000000 000000 000000 000000 000000 000000* +L0017040 000000 000000 000000 000000 000000 000000 000000 000000* +L0017088 000000 000000 000000 000000 000000 000000 000000 000000* +L0017136 000000 000000 000000 000000 000000 000000 000000 000000* +L0017184 000000 000000 000000 000000 000000 000000 000000 000000* +L0017232 000000 000000 000000 000000 000000 000000 000000 000000* +L0017280 00000000 00000010 00000000 00000010 00000000 00000000 00000000 00000000* +L0017344 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0017408 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0017472 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0017536 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0017600 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0017664 00000000 00000000 00000000 00000001 00000000 00000000 00000000 00000000* +L0017728 00000000 00000000 00000000 00000000 00000000 00000001 00000000 00000000* +L0017792 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0017856 000000 000000 000000 000000 000000 000000 000000 000000* +L0017904 000000 000000 000000 000000 000000 000000 000000 000000* +L0017952 000000 000000 000000 000000 000000 000000 000000 000000* +L0018000 000000 000000 000000 000000 000000 000000 000000 000000* +L0018048 000000 000000 000000 000000 000000 000000 000000 000000* +L0018096 000000 000000 000000 000000 000000 000000 000000 000000* +L0018144 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0018208 00000000 00000010 00000000 00000010 00000000 00000000 00000000 00000000* +L0018272 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0018336 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0018400 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0018464 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0018528 00000001 00010001 00000000 00000001 00000000 00000000 00000000 00000000* +L0018592 00000001 00000000 00000000 00000001 00000000 00000000 00000000 00000000* +L0018656 00000000 00000001 00000000 00000001 00000000 00000001 00000000 00000000* +L0018720 000000 000000 000000 000000 000000 000000 000000 000000* +L0018768 000000 000000 000000 000000 000000 000000 000000 000000* +L0018816 000000 001000 000000 000000 000000 000000 000000 000000* +L0018864 000000 000000 000000 000000 000000 000000 000000 000000* +L0018912 000000 000000 000000 000000 000000 000000 000000 000000* +L0018960 000000 000000 000000 000000 000000 000000 000000 000000* +L0019008 00000001 00000010 00000010 00000010 00000000 00000000 00000000 00000000* +L0019072 00000010 00000000 00000001 00000000 00000000 00000000 00000000 00000000* +L0019136 00000010 00000000 00000010 00000000 00000000 00000000 00000000 00000000* +L0019200 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0019264 00000011 00000010 00000000 00000000 00000000 00000000 00000000 00000000* +L0019328 00000011 00000001 00000000 10000000 00000000 00000000 00000000 00000000* +L0019392 00000001 00000001 00000000 00000001 00000000 00000000 00000000 00000000* +L0019456 00000010 00000001 00000000 00000000 00000000 00000001 00000000 00000000* +L0019520 00000001 00000000 00000010 00000000 00000000 00000000 00000000 00000000* +L0019584 000000 000000 000000 000000 000000 000000 000000 000000* +L0019632 000000 000000 000000 000000 000000 000000 000000 000000* +L0019680 000000 000100 000000 000000 000000 000000 000000 000000* +L0019728 000000 000100 000000 000000 000000 000000 000000 000000* +L0019776 000000 000000 000001 000000 000000 000000 000000 000000* +L0019824 000000 000000 000000 000000 000000 000000 000000 000000* +L0019872 00000000 00000010 00000000 00000010 00000000 00000000 00000000 00000000* +L0019936 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0020000 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0020064 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0020128 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0020192 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0020256 00000001 00000000 00000000 10000000 00000000 00000000 00000000 00000000* +L0020320 00000000 00000000 00000000 00000000 00000000 00000001 00000000 00000000* +L0020384 00000001 00010000 00000000 00000000 00000000 00000000 00000000 00000000* +L0020448 000000 000000 000000 000000 000000 000000 000000 000000* +L0020496 000000 000000 000000 000000 000000 000000 000000 000000* +L0020544 000000 000000 000000 000000 000000 000000 000000 000000* +L0020592 000000 000000 000001 000000 000000 000000 000000 000000* +L0020640 000000 000000 000000 000000 000000 000000 000000 000000* +L0020688 000000 000000 000000 000000 000000 000000 000000 000000* +L0020736 00000010 00000010 00000000 00000010 00000000 00000000 00000000 00000000* +L0020800 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0020864 00010000 00010000 00000100 00000000 00001100 00000000 00000000 00000000* +L0020928 00000000 00000000 00000000 00000000 00000100 00000000 00000000 00000000* +L0020992 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0021056 00000100 00001001 00000000 00000000 00000000 00000000 00000000 00000000* +L0021120 00000000 00000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0021184 00000000 00010000 00000100 00000000 00001000 00000001 00000000 00000000* +L0021248 00000001 00010000 00000100 00000000 00001000 00000000 00000000 00000000* +L0021312 000000 000000 000000 000000 000000 000000 000000 000000* +L0021360 000000 000001 000000 000000 000000 000000 000000 000000* +L0021408 000010 000000 000000 000000 000000 000000 000000 000000* +L0021456 000000 000100 000001 000000 000011 000000 000000 000000* +L0021504 000000 000100 000001 000000 000011 000000 000000 000000* +L0021552 000000 000100 000000 000000 000000 000000 000000 000000* +L0021600 10000010 00000100 00000000 00000000 00000000 00000000 00000000 00000000* +L0021664 10000110 10000110 11110000 10000010 00000000 00000100 00000000 00000000* +L0021728 10000100 10001110 00000000 00000010 00000000 00000100 00000000 00000000* +L0021792 10000100 10001100 00000000 00000000 00000000 00000100 00000000 00000000* +L0021856 10000100 10001100 00000000 00000000 00000000 00000000 00000000 00000000* +L0021920 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0021984 11101000 11000101 00010000 00000000 00000000 00000000 00000000 00000000* +L0022048 00000000 10001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0022112 00000000 10001000 00000000 00000000 00000000 00000001 00000000 00000000* +L0022176 000001 100010 000000 000000 000000 000001 000000 000000* +L0022224 000000 100000 000000 000000 000000 000001 000000 000000* +L0022272 110001 100000 101100 000000 000000 000001 000000 000000* +L0022320 000011 100000 000000 000000 000000 000001 000000 000000* +L0022368 000001 000010 000000 000000 000000 000001 000000 000000* +L0022416 000001 000011 000000 000000 000000 000001 000000 000000* +L0022464 00000011 00000011 00000011 00000010 00000001 00000000 00000000 00000000* +L0022528 00000011 00000001 00000001 00000000 00000000 00000000 00000000 00000000* +L0022592 00000011 00000001 00000011 00000000 00000000 00000000 00000001 00000000* +L0022656 00000010 00000001 00000010 00000000 00000001 00000000 00000000 00000000* +L0022720 00000011 00000010 00000000 00000000 00000001 00000000 00000000 00000000* +L0022784 00000011 00000001 00000001 00000000 00000001 00000000 00000000 00000000* +L0022848 00000011 00000001 00000011 00000001 00001001 00000000 00000000 00000000* +L0022912 00000010 00000011 00000001 00000001 00001001 00000001 00000000 00000000* +L0022976 00000011 00000010 00000011 00000000 00000001 00000000 00000000 00000000* +L0023040 000000 000000 000000 000001 000000 000000 000000 000000* +L0023088 000000 000000 000000 000000 000000 000000 000000 000000* +L0023136 000000 000000 000000 000000 000000 000000 000000 000000* +L0023184 000000 000000 000000 000000 000000 000000 000000 000000* +L0023232 000000 000000 000000 000000 000000 000000 000000 000000* +L0023280 000000 000000 000000 000000 000000 000000 000000 000000* +L0023328 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0023392 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0023456 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0023520 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0023584 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0023648 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0023712 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0023776 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0023840 00000000 00000000 00000000 00000000 00001000 00000000 00000000 00000000* +L0023904 000000 000000 000000 000000 000000 000000 000000 000000* +L0023952 000000 000000 000000 100000 000000 000000 000000 000000* +L0024000 000000 000000 000000 000000 000000 000000 000000 000000* +L0024048 000000 000000 000000 000000 000000 000000 000000 000000* +L0024096 000001 000000 000000 000000 000000 000000 000000 000000* +L0024144 000000 000000 000000 000000 000000 000000 000000 000000* +L0024192 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0024256 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0024320 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0024384 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0024448 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0024512 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0024576 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0024640 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0024704 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0024768 000000 000000 000000 000000 000000 000000 000000 000000* +L0024816 001000 000000 000000 000000 000000 000000 000000 000000* +L0024864 000000 000000 000000 000000 000010 000000 000000 000000* +L0024912 000000 000000 000000 000000 000010 000000 000000 000000* +L0024960 000000 000000 000000 000000 000000 000000 000000 000000* +L0025008 000000 000000 000000 000000 000000 000000 000000 000000* +L0025056 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0025120 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0025184 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0025248 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0025312 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0025376 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0025440 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0025504 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0025568 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0025632 000000 000000 000000 000000 000000 000000 000000 000000* +L0025680 000000 000000 000000 000000 000000 000000 000000 000000* +L0025728 000000 000000 000000 000000 000000 000000 000000 000000* +L0025776 000000 000000 000000 000000 000000 000000 000000 000000* +L0025824 000000 000000 000000 000000 000010 000000 000000 000000* +L0025872 000000 000000 000000 000000 000000 000000 000000 000000* +L0025920 00000010 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0025984 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0026048 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0026112 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0026176 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0026240 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0026304 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0026368 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0026432 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0026496 000000 000000 000000 000000 000000 000000 000000 000000* +L0026544 000000 000000 000000 000000 000000 000000 000000 000000* +L0026592 000000 000000 000000 000000 000000 000000 000000 000000* +L0026640 000000 000000 000000 000000 000000 000000 000000 000000* +L0026688 000000 000000 000000 000000 000010 000000 000000 000000* +L0026736 000000 000000 000000 000000 000000 000000 000000 000000* +L0026784 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0026848 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0026912 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0026976 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0027040 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0027104 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0027168 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0027232 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0027296 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0027360 000000 000000 000000 000000 000000 000000 000000 000000* +L0027408 000000 000000 000000 000000 000000 000000 000000 000000* +L0027456 000000 000000 000000 000000 000000 000000 000000 000000* +L0027504 000000 000000 000000 000000 000010 000000 000000 000000* +L0027552 000000 000000 000000 000000 000000 000000 000000 000000* +L0027600 000000 000000 000000 000000 000000 000000 000000 000000* +L0027648 00000010 00000000 00000011 00000000 00000001 00000000 00000000 00000000* +L0027712 00000011 00000000 00000001 00000000 00000000 00000000 00000000 00000000* +L0027776 00000011 00010000 00000111 00000000 00001100 00000000 00000001 00000000* +L0027840 00000010 00000000 00000010 10000000 00000100 00000000 00000000 00000000* +L0027904 00000010 00000010 00000000 00000000 00000000 00000000 00000000 00000000* +L0027968 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0028032 00000000 00000001 00000010 00000001 00000000 00000000 00000000 00000000* +L0028096 00000010 00010001 00000100 00000000 00001001 00000000 00000000 00000000* +L0028160 00000010 00010000 00000110 00000000 00001000 00000000 00000000 00000000* +L0028224 000000 000000 000000 000000 000000 000000 000000 000000* +L0028272 000000 000000 000000 000000 000000 000000 000000 000000* +L0028320 000000 000000 000000 000000 000000 000000 000000 000000* +L0028368 000000 000100 000001 000000 000011 000000 000000 000000* +L0028416 000000 000100 000001 000000 000011 000000 000000 000000* +L0028464 000000 000100 000000 000000 000000 000000 000000 000000* +L0028512 00000001 00000011 00000000 00000010 00000000 00000000 00000000 00000000* +L0028576 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0028640 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0028704 00000000 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0028768 00000001 00000000 00000000 10000000 00000001 00000000 00000000 00000000* +L0028832 00000001 00000001 00000001 00000000 00000001 00000000 00000000 00000000* +L0028896 00000011 00000000 00000001 00000000 00000001 00000000 00000000 00000000* +L0028960 00000000 00000010 00000001 00000001 00000000 00000001 00000000 00000000* +L0029024 00000001 00000010 00000001 00000000 00000001 00000000 00000000 00000000* +L0029088 000000 000000 000000 000000 000000 000000 000000 000000* +L0029136 000000 000000 000000 000000 000000 000000 000000 000000* +L0029184 000000 000000 000000 000000 000000 000000 000000 000000* +L0029232 000000 000000 000000 000000 000000 000000 000000 000000* +L0029280 000000 000000 000000 000000 000000 000000 000000 000000* +L0029328 000000 000000 000000 000000 000000 000000 000000 000000* +L0029376 00000001 00000011 00000000 00000010 00000000 00000000 00000000 00000000* +L0029440 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0029504 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0029568 00000000 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0029632 00000001 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0029696 00000001 00000001 00000001 00000000 00000001 00000000 00000000 00000000* +L0029760 00000011 00000000 00000001 00000000 00000001 00000000 00000000 00000000* +L0029824 00000000 00000010 00000001 00000001 00000000 00000001 00000000 00000000* +L0029888 00000001 00000010 00000001 00000000 00000001 00000000 00000000 00000000* +L0029952 000000 000000 000000 000000 000000 000000 000000 000000* +L0030000 000000 000000 000000 100000 000000 000000 000000 000000* +L0030048 000000 000000 000001 000000 000000 000000 000000 000000* +L0030096 000000 000000 000001 000000 000000 000000 000000 000000* +L0030144 000000 000000 000000 000000 000000 000000 000000 000000* +L0030192 000000 000000 000000 000000 000000 000000 000000 000000* +L0030240 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0030304 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0030368 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0030432 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0030496 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0030560 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0030624 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0030688 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0030752 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0030816 000000 000000 000000 000001 000000 000000 000000 000000* +L0030864 000000 000000 000000 000000 000000 000000 000000 000000* +L0030912 000000 000000 000000 000000 000000 000000 000000 000000* +L0030960 000000 000000 000000 000000 000000 000000 000000 000000* +L0031008 000000 000000 000001 000000 000000 000000 000000 000000* +L0031056 000000 000000 000000 000000 000000 000000 000000 000000* +L0031104 00000000 00000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0031168 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0031232 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0031296 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0031360 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0031424 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0031488 00000000 00000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0031552 00000000 00000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0031616 00000000 00000000 00000100 00000000 00000000 00000100 00000000 00000000* +L0031680 000000 000000 000000 000000 000000 000000 000000 000000* +L0031728 000000 000000 000000 000000 000000 000000 000000 000000* +L0031776 000000 000000 000000 000000 000000 000000 000000 000000* +L0031824 000000 000000 000000 000000 000000 000000 000000 000000* +L0031872 000000 000000 000000 000000 000000 000000 000000 000000* +L0031920 000000 000000 000000 000000 000000 000000 000000 000000* +L0031968 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0032032 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0032096 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0032160 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0032224 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0032288 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0032352 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0032416 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000000* +L0032480 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0032544 000000 000000 000000 000000 000000 000000 000000 000000* +L0032592 000000 000000 000000 000000 000000 000000 000000 000000* +L0032640 000000 000000 000000 000000 000000 000000 000000 000000* +L0032688 000000 000000 000000 000000 000000 000000 000000 000000* +L0032736 000000 000000 000000 000000 000000 000000 000000 000000* +L0032784 000000 000000 000000 000000 000000 000000 000000 000000* +L0032832 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0032896 00000000 00000000 00000000 00000000 00001000 00000000 00000000 00000000* +L0032960 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0033024 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0033088 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0033152 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0033216 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0033280 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0033344 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0033408 000000 000000 000000 000000 000000 000000 000000 000000* +L0033456 000000 000000 000000 000000 000000 000000 000000 000000* +L0033504 000000 000000 000000 000000 000000 000000 000000 000000* +L0033552 000000 000000 000000 000000 000000 000000 000000 000000* +L0033600 000000 000000 000000 000000 000000 000000 000000 000000* +L0033648 000000 000000 000000 000000 000000 000000 000000 000000* +L0033696 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0033760 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0033824 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0033888 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0033952 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0034016 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0034080 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0034144 00000000 00000000 00000001 00000000 00000000 00000000 00000000 00000000* +L0034208 00000000 00000000 00000001 00000000 00000001 00000000 00000000 00000000* +L0034272 000000 000000 000000 000000 000000 000000 000000 000000* +L0034320 000100 000000 000000 000000 000000 000000 000000 000000* +L0034368 000000 000000 000000 000000 000000 000000 000000 000000* +L0034416 000000 000000 000000 000000 000000 000000 000000 000000* +L0034464 000000 000000 000000 000000 000000 000000 000000 000000* +L0034512 000000 000000 000000 000000 000000 000000 000000 000000* +L0034560 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0034624 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0034688 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0034752 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0034816 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0034880 00000000 00000000 00000001 00000000 00000000 00000000 00000000 00000000* +L0034944 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0035008 00000000 00000010 00000000 00000000 00000000 00000000 00000000 00000000* +L0035072 00000000 00000010 00000000 00000000 00000000 00000000 00000000 00000000* +L0035136 000000 000000 000000 000000 000000 000000 000000 000000* +L0035184 000000 000000 000000 000000 000000 000000 000000 000000* +L0035232 000000 000000 000000 000000 000000 000000 000000 000000* +L0035280 000000 000000 000000 000000 000000 000000 000000 000000* +L0035328 000000 000000 000000 000000 000000 000000 000000 000000* +L0035376 000000 000000 000000 000000 000000 000000 000000 000000* +L0035424 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0035488 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0035552 00010000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0035616 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0035680 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0035744 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0035808 00001000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0035872 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0035936 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0036000 000000 000000 000000 000000 000000 000000 000000 000000* +L0036048 000000 000000 000000 000000 000000 000000 000000 000000* +L0036096 000010 000000 000000 000000 000000 000000 000000 000000* +L0036144 000010 000000 000000 000000 000000 000000 000000 000000* +L0036192 000000 000000 000000 000000 000000 000000 000000 000000* +L0036240 000000 000000 000000 000000 000000 000000 000000 000000* +L0036288 10000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0036352 00000000 00000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0036416 00000000 00000100 00000000 00000000 00000000 00000000 00000000 00000000* +L0036480 10000000 00000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0036544 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0036608 00000001 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0036672 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0036736 00000000 00010000 00000000 00000000 00000000 00000000 00000000 00000000* +L0036800 00000000 10001000 00000000 00000100 00000000 00000000 00000000 00000000* +L0036864 000001 000010 000000 000000 000000 000000 000000 000000* +L0036912 000000 100000 000000 000000 000000 000000 000000 000000* +L0036960 000001 100000 000000 000000 000000 000000 000000 000000* +L0037008 000000 000000 000000 000000 000000 000000 000000 000000* +L0037056 000000 000000 000000 000000 000000 000000 000000 000000* +L0037104 000000 000000 000000 000000 000000 000000 000000 000000* +L0037152 00000000 00000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0037216 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0037280 00000100 00011000 00000100 00000000 00001100 00000000 00000000 00000000* +L0037344 00000000 10000000 00000000 00000000 00000100 00000000 00000000 00000000* +L0037408 10000100 10001100 00000000 00000000 00000000 00000000 00000000 00000000* +L0037472 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0037536 00000000 00001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0037600 00000000 00000000 00000100 00000000 00001000 00000000 00000000 00000000* +L0037664 00000100 00010000 00000100 00000000 00001000 00000000 00000000 00000000* +L0037728 000000 100000 000000 000000 000000 000000 000000 000000* +L0037776 000000 000000 000000 000000 000000 000000 000000 000000* +L0037824 000000 000000 000000 000000 000000 000000 000000 000000* +L0037872 000000 100100 000001 000000 000011 000001 000000 000000* +L0037920 000000 000101 000001 000000 000011 000001 000000 000000* +L0037968 000001 000111 000000 000000 000000 000001 000000 000000* +L0038016 10000010 00000000 00000011 00000000 00000001 00000000 00000000 00000000* +L0038080 00000111 00000000 00000001 00000000 00000000 00000100 00000000 00000000* +L0038144 00000111 00001100 00000011 00000000 00000000 00000000 00000001 00000000* +L0038208 00000110 10001100 00000010 00000000 00000000 00000000 00000000 00000000* +L0038272 10000111 10001110 00000000 00000000 00000000 00000000 00000000 00000000* +L0038336 00000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0038400 00000001 00000001 00000010 00000000 00000000 00000000 00000000 00000000* +L0038464 00000010 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0038528 00000010 00000000 00000010 00000000 00000000 00000000 00000000 00000000* +L0038592 000000 100010 000000 000000 000000 000001 000000 000000* +L0038640 000000 100000 000000 000000 000000 000001 000000 000000* +L0038688 000001 100000 000000 000000 000000 000000 000000 000000* +L0038736 000000 100000 000000 100000 000000 000001 000000 000000* +L0038784 000000 000010 000000 000000 000000 000001 000000 000000* +L0038832 000001 000011 000000 000000 000000 000001 000000 000000* +L0038880 00000011 00000011 00000001 00000010 00000000 00000000 00000000 00000000* +L0038944 10000011 00000011 00000000 00000010 00000000 00000000 00000000 00000000* +L0039008 10000001 00010011 00000101 00000010 00001100 00000100 00000000 00000000* +L0039072 10000010 00000001 00000010 00000000 00000101 00000100 00000000 00000000* +L0039136 00000001 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0039200 00000001 00000001 00000001 00000000 00000001 00000000 00000000 00000000* +L0039264 00000011 10000001 00000011 00000001 00000001 00000001 00000000 00000000* +L0039328 00000001 10010010 00000101 00000001 00001000 00000001 00000000 00000000* +L0039392 00000011 10010011 00000101 00000001 00001001 00000001 00000000 00000000* +L0039456 000000 000000 000000 000000 000000 000000 000000 000000* +L0039504 000000 000000 000000 000000 000000 000000 000000 000000* +L0039552 000000 000000 000000 100000 000000 000001 000000 000000* +L0039600 000000 000100 000001 000000 000011 000000 000000 000000* +L0039648 000000 000100 000001 000000 000011 000000 000000 000000* +L0039696 000000 000100 000000 000000 000000 000000 000000 000000* +L0039744 00000011 00000011 00000011 00000010 00000000 00000000 00000000 00000000* +L0039808 00000010 00000011 00000001 00000010 00000000 00000000 00000000 00000000* +L0039872 00000010 00000011 00000011 00000010 00000000 00000000 00000000 00000000* +L0039936 00000000 00000001 00000010 00000000 00000001 00000000 00000000 00000000* +L0040000 00000011 00000011 00000000 00000000 00000001 00000000 00000000 00000000* +L0040064 00000011 00000001 00000001 00000000 00000001 00000000 00000000 00000000* +L0040128 00000011 00000001 00000011 00000000 00000001 00000001 00000000 00000000* +L0040192 00000011 00000011 00000001 00000001 00000000 00000001 00000000 00000000* +L0040256 00000001 00000011 00000011 00000001 00000001 00000001 00000000 00000000* +L0040320 000000 000000 000000 000000 000000 000000 000000 000000* +L0040368 000000 000001 000000 000000 000000 000000 000000 000000* +L0040416 000000 000001 000000 000000 000000 000000 000000 000000* +L0040464 000000 000001 000000 000000 000000 000000 000000 000000* +L0040512 000000 000001 000000 000000 000000 000000 000000 000000* +L0040560 000000 000000 000000 000000 000000 000000 000000 000000* +L0040608 00000011 00000011 00000000 00000010 00000000 00000000 00000000 00000000* +L0040672 00000000 00000011 00000000 00000010 00000000 00000000 00000000 00000000* +L0040736 00000000 00000011 00000000 00000010 00000000 00000000 00000000 00000000* +L0040800 00000000 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0040864 00000000 00000001 00000000 00000100 00000001 00000000 00000000 00000000* +L0040928 00000001 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0040992 00000001 00000001 00000001 00000000 00000001 00000001 00000000 00000000* +L0041056 00000001 00000000 00000001 00000001 00000000 00000001 00000000 00000000* +L0041120 00000001 00000001 00000001 00000001 00000001 00000001 00000000 00000000* +L0041184 000000 000000 000000 000000 000000 000000 000000 000000* +L0041232 000000 000000 000000 000000 000000 000000 000000 000000* +L0041280 000000 000000 000000 000000 000000 000000 000000 000000* +L0041328 000000 000000 000000 000000 000000 000000 000000 000000* +L0041376 000000 000000 000000 000000 000000 000000 000000 000000* +L0041424 000000 000000 000000 000000 000000 000000 000000 000000* +L0041472 00000010 00000110 00000000 00000010 00000000 00000000 00000000 00000000* +L0041536 10000000 10000011 00000000 00000010 00000000 00000000 00000000 00000000* +L0041600 10000000 10000101 00000000 00000000 00001100 00000100 00000000 00000000* +L0041664 10000000 00000001 00000000 00000000 00000100 00000100 00000000 00000000* +L0041728 00000000 00000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0041792 00000000 10000001 00000000 00000000 00000001 00000000 00000000 00000000* +L0041856 00000001 10000001 00000000 00000000 00000001 00000001 00000000 00000000* +L0041920 00000001 10001000 00000101 00000001 00001000 00000001 00000000 00000000* +L0041984 00000001 10011001 00000101 00000001 00001001 00000001 00000000 00000000* +L0042048 000001 000000 000000 000000 000000 000001 000000 000000* +L0042096 000000 000000 000000 000000 000000 000000 000000 000000* +L0042144 000000 000000 000000 000000 000000 000001 000000 000000* +L0042192 000001 000100 000001 000000 000011 000000 000000 000000* +L0042240 000001 000110 000001 000000 000011 000000 000000 000000* +L0042288 000001 000100 000000 000000 000000 000001 000000 000000* +L0042336 10000010 00000010 00000000 00000010 00000000 00000000 00000000 00000000* +L0042400 00000100 00000010 00000000 00000010 00000000 00000000 00000000 00000000* +L0042464 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0042528 00000100 10000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0042592 10000100 10001101 00000000 00000000 00000000 00000000 00000000 00000000* +L0042656 00000000 00000001 00000000 00000000 00000000 00000000 00000000 00000000* +L0042720 00000001 00000001 00000000 00000001 00000000 00000000 00000000 00000000* +L0042784 00000001 00000000 00000000 00000001 00000000 00000001 00000000 00000000* +L0042848 00000001 00000001 00000000 00000001 00000000 00000001 00000000 00000000* +L0042912 000000 100000 000000 000000 000000 000000 000000 000000* +L0042960 000000 100000 000000 000000 000000 000000 000000 000000* +L0043008 000001 100000 000000 000000 000000 000000 000000 000000* +L0043056 000000 100000 000000 000000 000000 000001 000000 000000* +L0043104 000000 000000 000000 000000 000000 000001 000000 000000* +L0043152 000000 000011 000000 000000 000000 000000 000000 000000* +L0043200 00000010 00000010 00000010 00000011 00000010 00000010 00000000 00000000* +L0043264 00000010 00000010 00000010 00000000 00000010 00000010 00000000 00000000* +L0043328 00000000 00000000 00000000 00000011 00000000 00000000 00000000 00000000* +L0043392 00000001 00000001 00000001 00000000 00000001 00000001 00000000 00000000* +L0043456 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0043520 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0043584 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0043648 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0043712 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0043776 000000 000000 000000 000000 000000 000000 000000 000000* +L0043824 000000 000000 000000 000000 000000 000000 000000 000000* +L0043872 000000 000000 000000 000000 000000 000000 000000 000000* +L0043920 000000 000000 000000 000000 000000 000000 000000 000000* +L0043968 000000 000000 000000 000000 000000 000000 000000 000000* +L0044016 000000 000000 000000 000000 000000 000000 000000 000000* +L0044064 00000001 00000001 00000001 00000001 00000001 00000001 00000000 00000000* +L0044128 00000010 00000010 00000010 00000000 00000010 00000010 00000000 00000000* +L0044192 00000011 00000011 00000011 00000000 00000011 00000011 00000000 00000000* +L0044256 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0044320 00000001 00000001 00000001 00000001 00000001 00000001 00000000 00000000* +L0044384 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0044448 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0044512 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0044576 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0044640 000000 000000 000000 000000 000000 000000 000000 000000* +L0044688 000000 000000 000000 000000 000000 000000 000000 000000* +L0044736 000000 000000 000000 000000 000000 000000 000000 000000* +L0044784 000000 000000 000000 000000 000000 000000 000000 000000* +L0044832 000000 000000 000000 000000 000000 000000 000000 000000* +L0044880 000000 000000 000000 000000 000000 000000 000000 000000* +L0044928 00000000 00000000 00000000 00000010 00000000 00000000 00000000 00000000* +L0044992 00000000 00000000 00000000 00000000 00000100 00000000 00000000 00000000* +L0045056 00000000 00000000 00000000 00000011 00000100 00000000 00000000 00000000* +L0045120 00000000 00000010 00000000 00000000 00000001 00000000 00000000 00000000* +L0045184 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0045248 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0045312 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0045376 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0045440 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0045504 000000 000000 000000 000000 000000 000000 000000 000000* +L0045552 000000 000000 000000 000000 000000 000000 000000 000000* +L0045600 000000 000000 000000 000000 000000 000000 000000 000000* +L0045648 000000 000000 000000 000001 000000 000000 000000 000000* +L0045696 000000 000000 000000 000000 000000 000000 000000 000000* +L0045744 000000 000000 000000 000000 000000 000000 000000 000000* +L0045792 00000010 00000000 01000000 00000000 00000000 00000000 00000000 00000000* +L0045856 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0045920 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0045984 00000000 00000000 00000000 00000000 00000100 00000000 00000000 00000000* +L0046048 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0046112 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0046176 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0046240 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0046304 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0046368 000000 000000 000000 100000 000000 000000 000000 000000* +L0046416 000000 000000 000000 000000 000000 000000 000000 000000* +L0046464 000000 000000 000000 000000 000000 000000 000000 000000* +L0046512 000000 000000 000000 000000 000000 000000 000000 000000* +L0046560 000000 000000 000000 000000 000000 000000 000000 000000* +L0046608 000000 000000 000000 000000 000000 000000 000000 000000* +L0046656 00000000 00000100 00000000 00000000 00000000 00000000 00000000 00000000* +L0046720 10000100 10000000 00000001 00000000 00000000 00000000 00000000 00000000* +L0046784 10000000 10010000 00000101 00000000 00001100 00000100 00000000 00000000* +L0046848 10000000 00001110 00000000 00000000 00000100 00000100 00000000 00000000* +L0046912 10000100 10001000 00000001 00000000 00000000 00000000 00000000 00000000* +L0046976 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0047040 00000000 10000000 00000000 10000000 00000000 00000000 00000000 00000000* +L0047104 00000000 10011000 00000100 00000000 00001000 00000000 00000000 00000000* +L0047168 00000000 10011000 00000100 00000000 00001000 00000000 00000000 00000000* +L0047232 000001 100010 000000 000000 000000 000000 000000 000000* +L0047280 000000 000000 000000 000000 000000 000000 000000 000000* +L0047328 000001 100000 000000 000000 000000 000001 000000 000000* +L0047376 000001 000100 000001 000000 000011 000000 000000 000000* +L0047424 000001 000100 000001 000000 000011 000001 000000 000000* +L0047472 000000 000100 000000 000000 000000 000000 000000 000000* +L0047520 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0047584 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0047648 00000100 00001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0047712 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0047776 00000000 00000100 00000000 00000000 00000000 00000000 00000000 00000000* +L0047840 00000000 00000000 00000000 10000000 00000000 00000000 00000000 00000000* +L0047904 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0047968 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0048032 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0048096 000000 000000 000000 000000 000000 000000 000000 000000* +L0048144 000000 100000 000000 000000 000000 000000 000000 000000* +L0048192 000000 000000 000000 000000 000000 000000 000000 000000* +L0048240 000000 100000 000000 000000 000000 000001 000000 000000* +L0048288 000000 000000 000000 000000 000000 000000 000000 000000* +L0048336 000001 000010 000000 000000 000000 000001 000000 000000* +L0048384 00000000 00000000 00000000 00000010 00000000 00000000 00000000 00000000* +L0048448 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0048512 00000000 00000000 00000000 00000010 00000000 00000000 00000000 00000000* +L0048576 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0048640 00000010 00000010 00000010 00000000 00000000 00000000 00000000 00000000* +L0048704 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0048768 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0048832 00000100 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0048896 00000000 00000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0048960 000000 000000 000000 000000 000000 000000 000000 000000* +L0049008 000000 000000 000000 000000 000000 000000 000000 000000* +L0049056 000000 000000 000000 000000 000000 000000 000000 000000* +L0049104 000000 000011 000000 000000 000000 000000 000000 000000* +L0049152 000000 000000 000000 000000 000000 000000 000000 000000* +L0049200 000000 000000 000000 000001 000000 000000 000000 000000* +L0049248 10000000 00000101 00000000 00000000 00000000 00000000 00000000 00000000* +L0049312 10100100 10000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0049376 10000110 10011110 00000100 00000011 00001100 00000110 00000000 00000000* +L0049440 10000100 10001100 00000000 00000000 00000100 00000100 00000000 00000000* +L0049504 10000110 10001111 00000000 00000010 00000000 00000010 00000000 00000000* +L0049568 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0049632 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0049696 00000000 10011000 00000100 00000000 00001000 00000000 00000000 00000000* +L0049760 00000000 10011000 00000100 00000000 00001000 00000000 00000000 00000000* +L0049824 000001 100010 000000 000000 000000 000001 000000 000000* +L0049872 000000 100000 000000 000000 000000 000001 000000 000000* +L0049920 000001 100000 000000 000000 000000 000001 000000 000000* +L0049968 000001 100100 000001 000000 000011 000001 000000 000000* +L0050016 000001 000110 000001 000001 000011 000001 000000 000000* +L0050064 000001 000111 000000 000000 000000 000001 000000 000000* +L0050112 00000001 00000001 00000001 00000001 00000001 00000001 00000000 00000000* +L0050176 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0050240 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0050304 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0050368 00000001 00000001 00000001 00000001 00000001 00000001 00000000 00000000* +L0050432 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0050496 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0050560 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0050624 00000000 00000000 00000000 00000100 00001000 00000000 00000000 00000000* +L0050688 000000 000000 000000 000000 000000 000000 000000 000000* +L0050736 000000 000000 000000 000000 000000 000000 000000 000000* +L0050784 000000 000000 000000 000000 000000 000000 000000 000000* +L0050832 000000 000000 000000 000000 000000 000000 000000 000000* +L0050880 000000 000000 000000 000001 000000 000000 000000 000000* +L0050928 000000 000000 000000 000000 000000 000000 000000 000000* +L0050976 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0051040 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0051104 00000000 00000010 00000000 00000001 00000000 00000000 00000000 00000000* +L0051168 00000001 00000001 00000001 00000000 00000001 00000001 00000000 00000000* +L0051232 00000000 00000010 00000000 00000000 00000000 00000000 00000000 00000000* +L0051296 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0051360 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0051424 00000000 00000000 00000000 00000000 00001000 00000000 00000000 00000000* +L0051488 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0051552 000000 000000 000000 000000 000000 000000 000000 000000* +L0051600 000000 000000 000000 000000 000000 000000 000000 000000* +L0051648 000000 000000 000000 000000 000000 000000 000000 000000* +L0051696 000000 000000 000000 000000 000000 000000 000000 000000* +L0051744 000000 000000 000000 000000 000000 000000 000000 000000* +L0051792 000000 000000 000000 000001 000000 000000 000000 000000* +L0051840 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0051904 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0051968 00000000 00000010 00000001 00000000 00000000 00000000 00000000 00000000* +L0052032 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0052096 00000000 00000010 00000001 00000000 00000000 00000000 00000000 00000000* +L0052160 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0052224 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0052288 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0052352 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0052416 000000 000000 000000 000000 000000 000000 000000 000000* +L0052464 000000 000000 000000 000000 000000 000000 000000 000000* +L0052512 000000 000000 000000 000000 000000 000000 000000 000000* +L0052560 000000 000000 000000 000000 000000 000000 000000 000000* +L0052608 000000 000000 000000 000000 000000 000000 000000 000000* +L0052656 000000 000000 000000 000000 000000 000000 000000 000000* +L0052704 00000000 00000000 00000010 00000000 00000000 00000000 00000000 00000000* +L0052768 00000000 00000000 00000010 00000000 00000000 00000000 00000000 00000000* +L0052832 00000000 00000010 00000010 00000010 00000000 00000000 00000000 00000000* +L0052896 00000001 00000001 00000001 00000000 00000001 00000001 00000000 00000000* +L0052960 00000000 00000010 00000000 00000010 00000000 00000000 00000000 00000000* +L0053024 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0053088 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0053152 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0053216 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0053280 000000 000000 000000 000000 000000 000000 000000 000000* +L0053328 000000 000000 000000 000000 000000 000000 000000 000000* +L0053376 000000 000000 000000 000000 000000 000000 000000 000000* +L0053424 000000 000000 000000 000000 000000 000000 000000 000000* +L0053472 000000 000000 000000 000000 000000 000000 000000 000000* +L0053520 000000 000000 000000 000000 000000 000000 000000 000000* +L0053568 00000010 00000010 00000010 00000000 00000010 00000010 00000000 00000000* +L0053632 00000000 00000000 00000000 00000010 00000000 00000000 00000000 00000000* +L0053696 00000010 00000010 00000010 00000000 00000010 00000010 00000000 00000000* +L0053760 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0053824 00000000 00000000 00000000 00000010 00000000 00000000 00000000 00000000* +L0053888 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0053952 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0054016 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0054080 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0054144 000000 000000 000000 000000 000000 000000 000000 000000* +L0054192 000000 000000 000000 000000 000000 000000 000000 000000* +L0054240 000000 000000 000000 000000 000000 000000 000000 000000* +L0054288 000000 000000 000000 000000 000000 000000 000000 000000* +L0054336 000000 000000 000000 000000 000000 000000 000000 000000* +L0054384 000000 000000 000000 000000 000000 000000 000000 000000* +L0054432 00000001 00000000 00010000 00000000 00000000 00000000 00000000 00000000* +L0054496 00000011 00000000 00000000 00000010 00000010 00000000 00000000 00000000* +L0054560 00000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0054624 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0054688 00000000 00000000 00000000 00000010 00000010 00000000 00000000 00000000* +L0054752 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0054816 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0054880 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0054944 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0055008 000000 000000 000000 000000 000000 000000 000000 000000* +L0055056 000000 000000 000000 000000 000000 000000 000000 000000* +L0055104 000000 000000 000000 000000 000000 000000 000000 000000* +L0055152 000000 000000 000000 000000 000000 000000 000000 000000* +L0055200 000000 000000 000000 000000 000000 000000 000000 000000* +L0055248 000000 000000 000000 000000 000000 000000 000000 000000* +L0055296 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0055360 00000010 00000000 00000000 00000000 00000010 00000000 00000000 00000000* +L0055424 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0055488 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0055552 00000000 00000000 00000000 00000000 00000010 00000000 00000000 00000000* +L0055616 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0055680 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0055744 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0055808 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0055872 000000 000000 000000 000000 000000 000000 000000 000000* +L0055920 000000 000000 000000 000000 000000 000000 000000 000000* +L0055968 000000 000000 000000 000000 000000 000000 000000 000000* +L0056016 000000 000000 000000 000000 000000 000000 000000 000000* +L0056064 000000 000000 000000 000000 000000 000000 000000 000000* +L0056112 000000 000000 000000 000000 000000 000000 000000 000000* +L0056160 00000000 00000000 00000000 00000000 00000010 00000000 00000000 00000000* +L0056224 00000000 00000000 00000000 00000000 00000010 00000000 00000000 00000000* +L0056288 00000000 00000000 00000000 00000000 00000010 00000000 00000000 00000000* +L0056352 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0056416 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0056480 00010000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0056544 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0056608 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0056672 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0056736 000000 000000 000000 000000 000000 000000 000000 000000* +L0056784 000000 000000 000000 000000 000000 000000 000000 000000* +L0056832 000000 000000 000000 000000 000000 000000 000000 000000* +L0056880 000000 000000 000000 000000 000000 000000 000000 000000* +L0056928 000000 000000 000000 000000 000000 000000 000000 000000* +L0056976 000000 000000 000000 000000 000000 000000 000000 000000* +L0057024 00000000 00000010 00000010 00000010 00000010 00000000 00000000 00000000* +L0057088 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0057152 00000000 00000010 00000010 00000000 00000010 00000000 00000000 00000000* +L0057216 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0057280 00000000 00000000 00000000 00000010 00000000 00000000 00000000 00000000* +L0057344 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0057408 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0057472 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0057536 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0057600 000000 000000 000000 000000 000000 000000 000000 000000* +L0057648 000000 000000 000000 000000 000000 000000 000000 000000* +L0057696 000000 000000 000000 000000 000000 000000 000000 000000* +L0057744 000000 000000 000000 000000 000000 000000 000000 000000* +L0057792 000000 000000 000000 000000 000000 000000 000000 000000* +L0057840 000000 000000 000000 000000 000000 000000 000000 000000* +L0057888 00000000 00000000 00000010 00000010 00000000 00000000 00000000 00000000* +L0057952 00000000 00000000 00000000 00000001 00000001 00000000 00000000 00000000* +L0058016 00000000 00000000 00000000 00000010 00000000 00000000 00000000 00000000* +L0058080 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0058144 00000000 00000000 00000010 00000001 00000001 00000000 00000000 00000000* +L0058208 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0058272 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0058336 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0058400 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0058464 000000 000000 000000 000000 000000 000000 000000 000000* +L0058512 000000 000000 000000 000000 000000 000000 000000 000000* +L0058560 000000 000000 000000 000000 000000 000000 000000 000000* +L0058608 000000 000000 000000 000000 000000 000000 000000 000000* +L0058656 000000 000000 000000 000000 000000 000000 000000 000000* +L0058704 000000 000000 000000 000000 000000 000000 000000 000000* +L0058752 00000000 00000000 00000010 00000000 00000000 00000010 00000000 00000000* +L0058816 00000000 00000000 00000010 00000000 00000000 00000000 00000000 00000000* +L0058880 00000000 00000001 00000010 10000000 00000000 00000000 00000000 00000000* +L0058944 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0059008 00000000 00000001 00000000 00000000 00000000 00000010 00000000 00000000* +L0059072 00000000 00001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0059136 00000000 00001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0059200 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0059264 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0059328 000000 000000 000000 000000 000000 000000 000000 000000* +L0059376 000000 000000 000000 000000 000000 000000 000000 000000* +L0059424 000000 000010 000000 000000 000000 000000 000000 000000* +L0059472 000000 000010 000000 000000 000000 000000 000000 000000* +L0059520 000000 000000 000000 000000 000000 000000 000000 000000* +L0059568 000000 000000 000000 000000 000000 000000 000000 000000* +L0059616 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0059680 00000000 00000000 00000000 00000000 00000010 00000000 00000000 00000000* +L0059744 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0059808 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0059872 00000000 00000000 00000000 00000000 00000010 00000000 00000000 00000000* +L0059936 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0060000 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0060064 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0060128 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0060192 000000 000000 000000 000000 000000 000000 000000 000000* +L0060240 000000 000000 000000 000000 000000 000000 000000 000000* +L0060288 000000 000000 000000 000000 000000 000000 000000 000000* +L0060336 000000 000000 000000 000000 000000 000000 000000 000000* +L0060384 000000 000000 000000 000000 000000 000000 000000 000000* +L0060432 000000 000000 000000 000000 000000 000000 000000 000000* +L0060480 00000010 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0060544 10000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0060608 00000110 00001000 00000100 00000001 00001100 00000100 00000000 00000000* +L0060672 00000001 10000101 00000001 00000000 00000101 00000001 00000000 00000000* +L0060736 10000110 00001100 00000000 00000001 00000000 00000000 00000000 00000000* +L0060800 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0060864 00000000 10000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0060928 00000000 00001000 00000100 00000000 00001000 00000000 00000000 00000000* +L0060992 00000000 00010000 00000100 00000000 00001000 00000000 00000000 00000000* +L0061056 000000 100000 000000 000000 000000 000001 000000 000000* +L0061104 000000 000000 000000 000000 000000 000000 000000 000000* +L0061152 000000 000000 000000 000000 000000 000000 000000 000000* +L0061200 000000 100100 000001 000000 000011 000001 000000 000000* +L0061248 000001 000100 000001 000000 000011 000001 000000 000000* +L0061296 000001 000110 000000 000000 000000 000001 000000 000000* +L0061344 00000000 00000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0061408 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0061472 00000010 00010010 00000010 00000010 00000010 00000010 00000000 00000000* +L0061536 00000100 00001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0061600 00000010 10000010 00000010 00000010 00000010 00000010 00000000 00000000* +L0061664 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0061728 00000000 00001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0061792 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0061856 00000100 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0061920 000000 000000 000000 000000 000000 000000 000000 000000* +L0061968 000000 000000 000000 000000 000000 000001 000000 000000* +L0062016 000000 000000 000000 000000 000000 000000 000000 000000* +L0062064 000001 000000 000000 000000 000000 000000 000000 000000* +L0062112 000000 000011 000000 000000 000000 000000 000000 000000* +L0062160 000000 000000 000000 000000 000000 000000 000000 000000* +L0062208 10000000 00000100 00000000 00000000 00000000 00000000 00000000 00000000* +L0062272 10000000 10000000 00000000 00000010 00000000 00000100 00000000 00000000* +L0062336 10000100 10011100 00000101 00000000 00001100 00000100 00000000 00000000* +L0062400 10000110 10001110 00000010 00000000 00000110 00000110 00000000 00000000* +L0062464 00000000 10000100 00000001 00000010 00000000 00000000 00000000 00000000* +L0062528 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0062592 00000000 10000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0062656 00000000 10011000 00000100 00000100 00001000 00000000 00000000 00000000* +L0062720 00000000 10011000 00000100 00000100 00001000 00000000 00000000 00000000* +L0062784 000001 000010 000000 000000 000000 000001 000000 000000* +L0062832 000000 100000 000000 000001 000000 000001 000000 000000* +L0062880 000000 100000 000000 000000 000000 000001 000000 000000* +L0062928 000001 100100 000001 000000 000011 000001 000000 000000* +L0062976 000001 000110 000001 000000 000011 000000 000000 000000* +L0063024 000001 000111 000000 000000 000000 000001 000000 000000* +L0063072 00000001 00000011 00000001 00000011 00000001 00000001 00000000 00000000* +L0063136 00000100 00000000 00000000 00000010 00000000 00000000 00000000 00000000* +L0063200 00000001 00000001 00000001 00000001 00000001 00000001 00000000 00000000* +L0063264 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0063328 10000101 00001011 00000001 00000001 00000001 00000001 00000000 00000000* +L0063392 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0063456 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0063520 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0063584 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0063648 000000 000000 000000 000000 000000 000000 000000 000000* +L0063696 000000 000000 000000 000000 000000 000000 000000 000000* +L0063744 000000 000000 000000 000001 000000 000000 000000 000000* +L0063792 000000 000000 000000 000000 000000 000000 000000 000000* +L0063840 000000 000000 000000 000000 000000 000001 000000 000000* +L0063888 000000 000000 000000 000000 000000 000000 000000 000000* +L0063936 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0064000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0064064 00000000 00000000 00000000 00000001 00000000 00000000 00000000 00000000* +L0064128 00000010 00000010 00000010 00000000 00000010 00000010 00000000 00000000* +L0064192 00000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0064256 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0064320 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0064384 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0064448 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0064512 000000 000000 000000 000000 000000 000000 000000 000000* +L0064560 000000 000000 000000 000000 000000 000000 000000 000000* +L0064608 000000 000000 000000 000000 000000 000000 000000 000000* +L0064656 000000 000000 000000 000000 000000 000000 000000 000000* +L0064704 000000 000000 000000 000000 000000 000000 000000 000000* +L0064752 000000 000000 000000 000000 000000 000000 000000 000000* +L0064800 00000000 00000000 00000001 00000000 00000001 00000000 00000000 00000000* +L0064864 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0064928 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000* +L0064992 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0065056 00000000 00000000 00000001 00000000 00000000 00000000 00000000 00000000* +L0065120 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0065184 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0065248 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0065312 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0065376 000000 000000 000000 000000 000000 000000 000000 000000* +L0065424 000000 000000 000100 000000 000000 000000 000000 000000* +L0065472 000000 000000 000000 000000 000000 000000 000000 000000* +L0065520 000000 000000 000000 000000 000000 000000 000000 000000* +L0065568 000000 000000 000000 000000 000000 000000 000000 000000* +L0065616 000000 000000 000000 000000 000000 000000 000000 000000* +L0065664 10000001 00000000 00000001 00000001 00000000 00000000 00000000 00000000* +L0065728 00000001 00000000 00000000 00000011 00000010 00000000 00000000 00000000* +L0065792 00000001 00011000 00000100 00000000 00001100 00000000 00000000 00000000* +L0065856 00000100 00001000 00000000 00000000 00000100 00000000 00000000 00000000* +L0065920 00000000 00001100 00000011 00000010 00000010 00000000 00000000 00000000* +L0065984 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0066048 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0066112 00000000 00010000 00000100 00000000 00001000 00000000 00000000 00000000* +L0066176 00000000 00010000 00000100 00000000 00001000 00000000 00000000 00000000* +L0066240 000001 000000 000000 000000 000000 000000 000000 000000* +L0066288 000000 000000 000000 000000 000000 000000 000000 000000* +L0066336 000000 100000 000000 000000 000000 000000 000000 000000* +L0066384 000001 100100 000001 000000 000011 000000 000000 000000* +L0066432 000001 000100 000001 000000 000011 000001 000000 000000* +L0066480 000000 000100 000000 000000 000000 000001 000000 000000* +L0066528 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0066592 00000100 10000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0066656 00000100 10000100 00000000 00000000 00000000 00000000 00000000 00000000* +L0066720 00000000 10000100 00000000 00000000 00000000 00000000 00000000 00000000* +L0066784 10000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0066848 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0066912 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0066976 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0067040 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0067104 000000 100000 000000 000000 000000 000001 000000 000000* +L0067152 000000 100000 000000 000000 000000 000001 000000 000000* +L0067200 000001 000000 000000 000000 000000 000000 000000 000000* +L0067248 000000 000000 000000 000000 000000 000001 000000 000000* +L0067296 000000 000010 000000 000000 000000 000000 000000 000000* +L0067344 000000 000001 000000 000000 000000 000000 000000 000000* +L0067392 00000010 00000010 00000010 00000010 00000010 00000010 00000010 00000000* +L0067456 00000010 00000010 00000000 00000010 00000000 00000010 00000000 00000000* +L0067520 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0067584 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0067648 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0067712 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0067776 00000010 00000010 00000010 00000010 00000010 00000010 00000010 00000010* +L0067840 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0067904 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0067968 000000 000000 000000 000000 000000 000000 000000 000000* +L0068016 000000 000000 000000 000000 000000 000000 000000 000000* +L0068064 000000 000000 000000 000000 000000 000000 000000 000000* +L0068112 000000 000000 000000 000000 000000 000000 000000 000000* +L0068160 000000 000000 000000 000000 000000 000000 000000 000000* +L0068208 000000 000000 000000 000000 000000 000000 000000 000000* +L0068256 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0068320 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0068384 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0068448 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0068512 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0068576 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0068640 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0068704 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0068768 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0068832 000000 000000 000000 000000 000000 000000 000000 000000* +L0068880 000000 000000 000000 000000 000000 000000 000000 000000* +L0068928 000000 000000 000000 000000 000000 000000 000000 000000* +L0068976 000000 000000 000000 000000 000000 000000 000000 000000* +L0069024 000000 000000 000000 000000 000000 000000 000000 000000* +L0069072 000000 000000 000000 000000 000000 000000 000000 000000* +L0069120 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0069184 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0069248 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0069312 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0069376 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0069440 10000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0069504 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0069568 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0069632 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0069696 000000 000000 000000 000000 000000 000000 000000 000000* +L0069744 000000 000000 000000 000000 000000 000000 000000 000000* +L0069792 000000 000000 000000 000000 000000 000000 000000 000000* +L0069840 000000 000000 000000 000000 000000 000000 000000 000000* +L0069888 000000 000000 000000 000000 000000 000000 000000 000000* +L0069936 000000 000000 000000 000000 000000 000000 000000 000000* +L0069984 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070048 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070112 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070176 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070240 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070304 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070368 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070432 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070496 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070560 000000 000000 000000 000000 000000 000000 000000 000000* +L0070608 000000 000000 000000 000000 000000 000000 000000 000000* +L0070656 000000 000000 000000 000000 000000 000000 000000 000000* +L0070704 000000 000000 000000 000000 000000 000000 000000 000000* +L0070752 000000 000000 000000 000000 000000 000000 000000 000000* +L0070800 000000 000000 000000 000000 000000 000000 000000 000000* +L0070848 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070912 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0070976 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071040 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071104 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071168 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071232 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071296 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071360 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071424 000000 000000 000000 000000 000000 000000 000000 000000* +L0071472 000000 000000 000000 000000 000000 000000 000000 000000* +L0071520 000000 000000 000000 000000 000000 000000 000000 000000* +L0071568 000000 000000 000000 000000 000000 000000 000000 000000* +L0071616 000000 000000 000000 000000 000000 000000 000000 000000* +L0071664 000000 000000 000000 000000 000000 000000 000000 000000* +L0071712 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071776 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071840 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071904 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0071968 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072032 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072096 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072160 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072224 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072288 000000 000000 000000 000000 000000 000000 000000 000000* +L0072336 000000 000000 000000 000000 000000 000000 000000 000000* +L0072384 000000 000000 000000 000000 000000 000000 000000 000000* +L0072432 000000 000000 000000 000000 000000 000000 000000 000000* +L0072480 000000 000000 000000 000000 000000 000000 000000 000000* +L0072528 000000 000000 000000 000000 000000 000000 000000 000000* +L0072576 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072640 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072704 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072768 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072832 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072896 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0072960 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073024 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073088 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073152 000000 000000 000000 000000 000000 000000 000000 000000* +L0073200 000000 000000 000000 000000 000000 000000 000000 000000* +L0073248 000000 000000 000000 000000 000000 000000 000000 000000* +L0073296 000000 000000 000000 000000 000000 000000 000000 000000* +L0073344 000000 000000 000000 000000 000000 000000 000000 000000* +L0073392 000000 000000 000000 000000 000000 000000 000000 000000* +L0073440 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073504 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073568 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073632 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073696 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073760 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073824 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073888 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0073952 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0074016 000000 000000 000000 000000 000000 000000 000000 000000* +L0074064 000000 000000 000000 000000 000000 000000 000000 000000* +L0074112 000000 000000 000000 000000 000000 000000 000000 000000* +L0074160 000000 000000 000000 000000 000000 000000 000000 000000* +L0074208 000000 000000 000000 000000 000000 000000 000000 000000* +L0074256 000000 000000 000000 000000 000000 000000 000000 000000* +L0074304 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0074368 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0074432 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0074496 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0074560 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0074624 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0074688 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0074752 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0074816 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0074880 000000 000000 000000 000000 000000 000000 000000 000000* +L0074928 000000 000000 000000 000000 000000 000000 000000 000000* +L0074976 000000 000000 000000 000000 000000 000000 000000 000000* +L0075024 000000 000000 000000 000000 000000 000000 000000 000000* +L0075072 000000 000000 000000 000000 000000 000000 000000 000000* +L0075120 000000 000000 000000 000000 000000 000000 000000 000000* +L0075168 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0075232 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0075296 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0075360 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0075424 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0075488 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0075552 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0075616 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0075680 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0075744 000000 000000 000000 000000 000000 000000 000000 000000* +L0075792 000000 000000 000000 000000 000000 000000 000000 000000* +L0075840 000000 000000 000000 000000 000000 000000 000000 000000* +L0075888 000000 000000 000000 000000 000000 000000 000000 000000* +L0075936 000000 000000 000000 000000 000000 000000 000000 000000* +L0075984 000000 000000 000000 000000 000000 000000 000000 000000* +L0076032 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0076096 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0076160 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0076224 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0076288 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0076352 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0076416 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0076480 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0076544 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0076608 000000 000000 000000 000000 000000 000000 000000 000000* +L0076656 000000 000000 000000 000000 000000 000000 000000 000000* +L0076704 000000 000000 000000 000001 000001 000000 000000 000000* +L0076752 000000 000000 000000 000000 000001 000000 000000 000000* +L0076800 000000 000000 000000 000000 000000 000000 000000 000000* +L0076848 000000 000000 000000 000000 000000 000000 000000 000000* +L0076896 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0076960 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077024 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077088 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077152 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077216 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077280 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077344 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077408 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077472 000000 000000 000000 000000 000000 000000 000000 000000* +L0077520 000000 000000 000000 000001 000000 000000 000000 000000* +L0077568 000000 000000 000000 000000 000000 000000 000000 000000* +L0077616 000000 000000 000000 000000 000000 000000 000000 000000* +L0077664 000000 000000 000000 000000 000001 000000 000000 000000* +L0077712 000000 000000 000000 000000 000000 000000 000000 000000* +L0077760 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077824 00000000 00001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077888 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0077952 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078016 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078080 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078144 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078208 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078272 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078336 000000 000000 000000 000000 000000 000000 000000 000000* +L0078384 000000 000000 000000 000000 000000 000000 000000 000000* +L0078432 000000 000000 000000 000000 000000 000000 000000 000000* +L0078480 000000 000000 000000 000000 000000 000000 000000 000000* +L0078528 000000 000100 000000 000000 000000 000000 000000 000000* +L0078576 000000 000000 000000 000000 000000 000000 000000 000000* +L0078624 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078688 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078752 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078816 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078880 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0078944 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079008 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079072 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079136 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079200 000000 000000 000000 000000 000000 000000 000000 000000* +L0079248 000000 000000 000000 000000 000000 000000 000000 000000* +L0079296 000000 000000 000000 000000 000000 000000 000000 000000* +L0079344 000000 000000 000000 000000 000000 000000 000000 000000* +L0079392 000000 000000 000000 000000 000000 000000 000000 000000* +L0079440 000000 000100 000000 000000 000000 000000 000000 000000* +L0079488 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079552 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079616 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079680 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079744 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079808 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079872 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0079936 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080064 000000 000000 000000 000000 000000 000000 000000 000000* +L0080112 000000 000000 000000 000000 000000 000000 000000 000000* +L0080160 000000 000000 000000 000000 000000 000000 000000 000000* +L0080208 000000 000000 000000 000000 000000 000000 000000 000000* +L0080256 000000 000000 000000 000000 000001 000000 000000 000000* +L0080304 000000 000000 000000 000000 000000 000000 000000 000000* +L0080352 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080416 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080480 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080544 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080608 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080672 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080736 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080800 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080864 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0080928 000000 000000 000000 000000 000000 000000 000000 000000* +L0080976 000000 000000 000000 000000 000000 000000 000000 000000* +L0081024 000000 000000 000000 000000 000000 000000 000000 000000* +L0081072 000000 000000 000000 000000 000001 000000 000000 000000* +L0081120 000000 000000 000000 000000 000000 000000 000000 000000* +L0081168 000000 000000 000000 000000 000000 000000 000000 000000* +L0081216 10000000 00000100 00000000 00000000 00000000 00000000 00000000 00000000* +L0081280 10000100 10000000 00000000 00000000 00000000 00000100 00000000 00000000* +L0081344 10000000 10000100 00000000 00000000 00000000 00000100 00000000 00000000* +L0081408 10000100 10001100 00000000 00000000 00000000 00000100 00000000 00000000* +L0081472 00000100 10001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0081536 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0081600 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0081664 00000000 10001000 00000000 10000000 00000000 00000000 00000000 00000000* +L0081728 00000000 10001000 00000000 00000000 00000000 00000000 00000000 00000000* +L0081792 000001 100010 000000 000000 000000 000001 000000 000000* +L0081840 000000 100000 000000 000000 000000 000001 000000 000000* +L0081888 000001 100000 000000 000000 000000 000001 000000 000000* +L0081936 000001 000000 000000 000000 000000 000000 000000 000000* +L0081984 000001 000010 000000 000000 000000 000001 000000 000000* +L0082032 000000 000001 000000 000000 000000 000000 000000 000000* +L0082080 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0082144 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0082208 00000100 00011000 00000100 00000000 00001100 00000000 00000000 00000000* +L0082272 00000000 00000000 00000000 00000000 00000100 00000000 00000000 00000000* +L0082336 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0082400 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0082464 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0082528 00000000 00010000 00000100 00000000 00001000 00000000 00000000 00000000* +L0082592 00000000 00010000 00000100 10000000 00001000 00000000 00000000 00000000* +L0082656 000000 000000 000000 000000 000000 000000 000000 000000* +L0082704 000000 000000 000000 000000 000000 000000 000000 000000* +L0082752 000000 000000 000000 000000 000000 000000 000000 000000* +L0082800 000000 100100 000001 000000 000011 000000 000000 000000* +L0082848 000000 000100 000001 000000 000011 000000 000000 000000* +L0082896 000001 000110 000000 000000 000000 000001 000000 000000* +L0082944 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083008 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083072 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083136 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083200 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083264 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083328 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083392 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083456 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083520 000000 000000 000000 000000 000000 000000 000000 000000* +L0083568 000000 000000 000000 000000 000000 000000 000000 000000* +L0083616 000000 000000 000000 000000 000000 000000 000000 000000* +L0083664 000000 000000 000000 000000 000000 000000 000000 000000* +L0083712 000000 000000 000000 000000 000000 000000 000000 000000* +L0083760 000000 000000 000000 000000 000000 000000 000000 000000* +L0083808 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083872 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0083936 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084064 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084128 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084192 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084256 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084320 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084384 000000 000000 000000 000000 000000 000000 000000 000000* +L0084432 000000 000000 000000 000000 000000 000000 000000 000000* +L0084480 000000 000000 000000 000000 000000 000000 000000 000000* +L0084528 000000 000000 000000 000000 000000 000000 000000 000000* +L0084576 000000 000000 000000 000000 000000 000000 000000 000000* +L0084624 000000 000000 000000 000000 000000 000000 000000 000000* +L0084672 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084736 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084800 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084864 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084928 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0084992 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0085056 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0085120 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0085184 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0085248 000000 000000 000000 000000 000000 000000 000000 000000* +L0085296 000000 000000 000000 000000 000000 000000 000000 000000* +L0085344 000000 000000 000000 000000 000000 000000 000000 000000* +L0085392 000000 000000 000000 000000 000000 000000 000000 000000* +L0085440 000000 000000 000000 000000 000000 000000 000000 000000* +L0085488 000000 000000 000000 000000 000000 000000 000000 000000* +L0085536 00000000 00000000 00100000 00000000 00000000 00000000 00000000 00000000* +L0085600 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0085664 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0085728 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0085792 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0085856 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0085920 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0085984 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086048 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086112 000000 000000 000000 000000 000000 000000 000000 000000* +L0086160 000000 000000 000000 000000 000000 000000 000000 000000* +L0086208 000000 000000 000000 000000 000000 000000 000000 000000* +L0086256 000000 000000 000000 000000 000000 000000 000000 000000* +L0086304 000000 000000 000000 000000 000000 000000 000000 000000* +L0086352 000000 000000 000000 000000 000000 000000 000000 000000* +L0086400 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086464 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086528 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086592 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086656 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086720 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086784 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086848 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086912 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0086976 000000 000000 000000 000000 000000 000000 000000 000000* +L0087024 000000 000000 000000 000000 000000 000000 000000 000000* +L0087072 000000 000000 000000 000000 000000 000000 000000 000000* +L0087120 000000 000000 000000 000000 000000 000000 000000 000000* +L0087168 000000 000000 000000 000000 000000 000000 000000 000000* +L0087216 000000 000000 000000 000000 000000 000000 000000 000000* +L0087264 00110100 10011000 00000100 10000000 00001100 00000000 00000000 00000000* +L0087328 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0087392 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0087456 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0087520 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0087584 00001000 00010000 00000100 00000100 00001000 00000100 00000000 00000000* +L0087648 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0087712 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0087776 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0087840 000000 000000 000000 000000 000000 000000 000000 000000* +L0087888 000011 000110 000001 000000 000011 000000 000000 000000* +L0087936 000000 000000 000000 000000 000000 000000 000000 000000* +L0087984 000000 000000 000000 000000 000000 000000 000000 000000* +L0088032 000000 000000 000000 000000 000000 000000 000000 000000* +L0088080 000000 000000 000000 000000 000000 000000 000000 000000* +L0088128 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0088192 00010000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0088256 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0088320 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0088384 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0088448 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0088512 00001000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0088576 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0088640 00000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0088704 000000 000000 000000 100000 000000 000000 000000 000000* +L0088752 000000 000000 000000 000000 000000 000000 000000 000000* +L0088800 000000 000000 000000 000000 000000 000000 000000 000000* +L0088848 000000 000000 000000 000000 000000 000000 000000 000000* +L0088896 000000 000000 000000 000000 000000 000000 000000 000000* +L0088944 000000 000000 000000 000000 000000 000000 000000 000000* +L0088992 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089056 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089120 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089184 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089248 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089312 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089376 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089440 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089504 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089568 000000 000000 000000 000000 000000 000000 000000 000000* +L0089616 000000 000000 000000 000000 000000 000000 000000 000000* +L0089664 000000 000000 000000 000000 000000 000000 000000 000000* +L0089712 000010 000000 000000 000001 000000 000000 000000 000000* +L0089760 000000 000000 000000 000000 000000 000000 000000 000000* +L0089808 000000 000000 000000 000000 000000 000000 000000 000000* +L0089856 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089920 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0089984 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0090048 00000000 00000000 00000000 00000000 00000100 00000000 00000000 00000000* +L0090112 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0090176 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0090240 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0090304 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0090368 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0090432 000000 000000 000000 000000 000000 000000 000000 000000* +L0090480 000000 000000 000000 000000 000000 000000 000000 000000* +L0090528 000000 000000 000000 000000 000000 000000 000000 000000* +L0090576 000000 000000 000000 000000 000000 000000 000000 000000* +L0090624 000000 000000 000000 000000 000000 000000 000000 000000* +L0090672 000000 000000 000000 000000 000000 000000 000000 000000* +L0090720 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0090784 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000000* +L0090848 00000000 00000000 00000000 00000000 00000100 00000000 00000000 00000000* +L0090912 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0090976 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091040 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091104 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091168 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091232 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091296 000000 000000 000000 000000 000000 000000 000000 000000* +L0091344 000000 000000 000000 000000 000000 000000 000000 000000* +L0091392 000000 000000 000010 000000 000000 000000 000000 000000* +L0091440 000000 000000 000000 000000 000000 000000 000000 000000* +L0091488 000000 000000 000000 000000 000000 000000 000000 000000* +L0091536 000000 000000 000000 000000 000000 000000 000000 000000* +L0091584 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091648 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091712 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091776 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091840 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091904 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0091968 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000000* +L0092032 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000000* +L0092096 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0092160 000000 000000 000000 000000 000000 000000 000000 000000* +L0092208 000000 000000 000000 000000 000000 000000 000000 000000* +L0092256 000000 000000 000000 000000 000000 000000 000000 000000* +L0092304 000000 000000 000000 000000 000000 000000 000000 000000* +L0092352 000000 000000 000000 000000 000000 000000 000000 000000* +L0092400 000000 000000 000000 000000 000000 000000 000000 000000* +L0092448 01000000 00000000 00000000 00000100 00000000 00000000 00000000 00000000* +L0092512 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0092576 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0092640 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0092704 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0092768 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0092832 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0092896 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* +L0092960 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000000* +L0093024 000000 000000 000000 000000 000000 000000 000000 000000* +L0093072 000000 000000 000000 000000 000000 000000 000000 000000* +L0093120 000000 000000 000000 000000 000000 000000 000000 000000* +L0093168 000000 000000 000000 000000 000000 000000 000000 000000* +L0093216 000000 000000 000000 000000 000000 000000 000000 000000* +L0093264 000000 000000 000000 000000 000000 000000 000000 000000* +CB6CD* +A17C diff --git a/Logic/LAN_IDE/LAN_IDE_CP.lfp b/Logic/LAN_IDE/LAN_IDE_CP.lfp new file mode 100644 index 0000000..e69de29 diff --git a/Logic/LAN_IDE/LAN_IDE_CP.lso b/Logic/LAN_IDE/LAN_IDE_CP.lso new file mode 100644 index 0000000..b8f99f5 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.lso @@ -0,0 +1 @@ +work diff --git a/Logic/LAN_IDE/LAN_IDE_CP.mfd b/Logic/LAN_IDE/LAN_IDE_CP.mfd new file mode 100644 index 0000000..32b3f21 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.mfd @@ -0,0 +1,1046 @@ +MDF Database: version 1.0 +MDF_INFO | LAN_IDE_CP | XC95144XL-10-TQ144 +MACROCELL | 1 | 14 | D<13>_BUFR.MC +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 1 | 2 | 11 +INPUTS | 17 | RESET | RW | AS | A<5> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | autoconfig | A<4> | AUTO_CONFIG_DONE<0> | D<13> | ide/ide_CLKF | EXP17_.EXP | N1$BUF2.EXP +INPUTMC | 8 | 2 | 14 | 1 | 7 | 3 | 16 | 1 | 8 | 2 | 11 | 3 | 15 | 1 | 13 | 1 | 15 +INPUTP | 9 | 160 | 93 | 90 | 54 | 63 | 57 | 58 | 60 | 56 +IMPORTS | 2 | 1 | 13 | 1 | 15 +EQ | 39 | + !D<13>_BUFR.D = RESET & !D<13> & AS + # RESET & !D<13> & !autoconfig + # RESET & RW & !AS & !A<5> & A<4> & !A<6> & A<3> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + !A<2> & AUTO_CONFIG_DONE<1> & !AUTO_CONFIG_DONE<2> & + autoconfig +;Imported pterms FB2_14 + # RESET & !D<13> & !RW + # RESET & !D<13> & AUTO_CONFIG_DONE<0> & + AUTO_CONFIG_DONE<1> & AUTO_CONFIG_DONE<2> + # RESET & RW & !AS & !A<5> & !A<4> & !A<6> & !A<3> & + !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<3> & !A<2> & + !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<3> & !A<2> & + !AUTO_CONFIG_DONE<1> & autoconfig +;Imported pterms FB2_13 + # RESET & RW & !AS & !A<5> & A<4> & !A<1> & !A<6> & + A<3> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & AUTO_CONFIG_DONE<1> & !AUTO_CONFIG_DONE<2> & + autoconfig + # RESET & RW & !AS & A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig +;Imported pterms FB2_16 + # RESET & RW & !AS & !A<5> & !A<4> & !A<3> & !A<2> & + !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<1> & !A<6> & + !A<3> & !AUTO_CONFIG_DONE<1> & autoconfig + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & A<4> & !A<1> & !A<6> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig; + D<13>_BUFR.CLK = ide/ide_CLKF; + +MACROCELL | 0 | 17 | D<12>_BUFR.MC +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 1 | 2 | 3 +INPUTS | 17 | RESET | RW | AS | A<5> | A<4> | A<1> | A<3> | A<2> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | autoconfig | A<6> | AUTO_CONFIG_DONE<0> | AUTOBOOT_OFF | IDE_CS_1_OBUF.EXP | ide/ide_CLKF | EXP14_.EXP +INPUTMC | 7 | 2 | 14 | 1 | 7 | 3 | 16 | 1 | 8 | 0 | 0 | 3 | 15 | 0 | 16 +INPUTP | 10 | 160 | 93 | 90 | 54 | 56 | 63 | 58 | 60 | 57 | 84 +IMPORTS | 2 | 0 | 0 | 0 | 16 +EQ | 43 | + !D<12>_BUFR.D = RESET & RW & !AS & !A<4> & A<1> & !A<6> & !A<3> & + A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & A<4> & !A<6> & A<3> & + !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<1> & !A<3> & + !A<2> & AUTO_CONFIG_DONE<1> & !AUTO_CONFIG_DONE<2> & + autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<1> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<1> & AUTOBOOT_OFF & autoconfig +;Imported pterms FB1_1 + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<1> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<5> & !A<1> & !A<6> & !A<3> & + A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & A<5> & !A<4> & A<1> & !A<6> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig +;Imported pterms FB1_17 + # RESET & !D<12> & !RW + # RESET & !D<12> & AS + # RESET & !D<12> & !autoconfig + # RESET & !D<12> & AUTO_CONFIG_DONE<0> & + AUTO_CONFIG_DONE<1> & AUTO_CONFIG_DONE<2> + # RESET & RW & !AS & !A<5> & !A<4> & !A<1> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig +;Imported pterms FB1_16 + # RESET & RW & !AS & A<5> & !A<4> & A<1> & !A<6> & + !A<3> & A<2> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & A<5> & !A<4> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & A<4> & A<1> & !A<6> & + A<3> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & !A<1> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<1> & !AUTO_CONFIG_DONE<2> & + autoconfig; + D<12>_BUFR.CLK = ide/ide_CLKF; + +MACROCELL | 1 | 0 | D<14>_BUFR.MC +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 1 | 2 | 6 +INPUTS | 16 | RESET | RW | AS | A<5> | A<4> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | autoconfig | A<1> | EXP15_.EXP | ide/ide_CLKF | EXP18_.EXP +INPUTMC | 7 | 1 | 8 | 2 | 14 | 1 | 7 | 3 | 16 | 1 | 1 | 3 | 15 | 1 | 17 +INPUTP | 9 | 160 | 93 | 90 | 54 | 56 | 57 | 58 | 60 | 63 +IMPORTS | 2 | 1 | 1 | 1 | 17 +EQ | 40 | + !D<14>_BUFR.D = RESET & RW & !AS & !A<5> & !A<4> & A<1> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<1> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<1> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<0> & AUTO_CONFIG_DONE<1> & + !AUTO_CONFIG_DONE<2> & autoconfig +;Imported pterms FB2_2 + # RESET & RW & !AS & !A<5> & !A<4> & A<1> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<1> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<4> & A<1> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig +;Imported pterms FB2_3 + # RESET & RW & !AS & !A<5> & A<4> & A<1> & !A<6> & + !A<3> & A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & A<4> & !A<1> & !A<6> & + A<3> & A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig +;Imported pterms FB2_18 + # RESET & !D<14> & !RW + # RESET & !D<14> & AS + # RESET & !D<14> & !autoconfig + # RESET & !D<14> & AUTO_CONFIG_DONE<0> & + AUTO_CONFIG_DONE<1> & AUTO_CONFIG_DONE<2> + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<2> & + autoconfig; + D<14>_BUFR.CLK = ide/ide_CLKF; + +MACROCELL | 5 | 16 | D<15>_BUFR.MC +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 1 | 2 | 9 +INPUTS | 14 | RESET | RW | AS | A<5> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<1> | autoconfig | D<15> | EXP22_.EXP | EXP23_.EXP | ide/ide_CLKF +INPUTMC | 6 | 2 | 14 | 3 | 16 | 2 | 9 | 5 | 15 | 5 | 17 | 3 | 15 +INPUTP | 8 | 160 | 93 | 90 | 54 | 63 | 57 | 58 | 60 +IMPORTS | 2 | 5 | 15 | 5 | 17 +EQ | 29 | + !D<15>_BUFR.D = RESET & !D<15> & !RW + # RESET & !D<15> & AS + # RESET & !D<15> & !autoconfig + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<1> & autoconfig +;Imported pterms FB6_16 + # RESET & !D<15> & AUTO_CONFIG_DONE<0> & + AUTO_CONFIG_DONE<1> & AUTO_CONFIG_DONE<2> + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<1> & autoconfig +;Imported pterms FB6_18 + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + AUTO_CONFIG_DONE<1> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<5> & A<4> & A<1> & !A<6> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & A<4> & !A<1> & !A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig; + D<15>_BUFR.CLK = ide/ide_CLKF; + +MACROCELL | 1 | 8 | AUTO_CONFIG_DONE<0> +ATTRIBUTES | 8528672 | 0 +OUTPUTMC | 26 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 15 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 2 | 1 | 11 | 4 | 12 | 3 | 16 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 12 | 1 | 13 | 1 | 15 | 1 | 17 | 5 | 17 +INPUTS | 2 | AUTO_CONFIG_DONE_CYCLE<0> | AS +INPUTMC | 1 | 1 | 10 +INPUTP | 1 | 90 +EQ | 3 | + AUTO_CONFIG_DONE<0>.D = AUTO_CONFIG_DONE_CYCLE<0>; + AUTO_CONFIG_DONE<0>.CLK = AS; + !AUTO_CONFIG_DONE<0>.AR = RESET; // GSR +GLOBALS | 1 | 4 | RESET + +MACROCELL | 2 | 14 | AUTO_CONFIG_DONE<1> +ATTRIBUTES | 8528672 | 0 +OUTPUTMC | 27 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 10 | 1 | 11 | 4 | 12 | 3 | 16 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 12 | 1 | 13 | 1 | 15 | 1 | 17 | 5 | 15 | 5 | 17 +INPUTS | 2 | AUTO_CONFIG_DONE_CYCLE<1> | AS +INPUTMC | 1 | 2 | 15 +INPUTP | 1 | 90 +EQ | 3 | + AUTO_CONFIG_DONE<1>.D = AUTO_CONFIG_DONE_CYCLE<1>; + AUTO_CONFIG_DONE<1>.CLK = AS; + !AUTO_CONFIG_DONE<1>.AR = RESET; // GSR +GLOBALS | 1 | 4 | RESET + +MACROCELL | 1 | 7 | AUTO_CONFIG_DONE<2> +ATTRIBUTES | 8528672 | 0 +OUTPUTMC | 15 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 15 | 1 | 9 | 3 | 16 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 12 | 1 | 13 | 1 | 15 | 1 | 17 | 5 | 17 +INPUTS | 2 | AUTO_CONFIG_DONE_CYCLE<2> | AS +INPUTMC | 1 | 1 | 9 +INPUTP | 1 | 90 +EQ | 3 | + AUTO_CONFIG_DONE<2>.D = AUTO_CONFIG_DONE_CYCLE<2>; + AUTO_CONFIG_DONE<2>.CLK = AS; + !AUTO_CONFIG_DONE<2>.AR = RESET; // GSR +GLOBALS | 1 | 4 | RESET + +MACROCELL | 1 | 10 | AUTO_CONFIG_DONE_CYCLE<0> +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 3 | 1 | 8 | 1 | 10 | 1 | 11 +INPUTS | 17 | RESET | AUTO_CONFIG_DONE_CYCLE<0> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | AUTO_CONFIG_DONE<0> | autoconfig | ide/ide_CLKF | A<2> | AUTO_CONFIG_DONE<1> | IDE_BASEADR<7> | D<15>.PIN +INPUTMC | 6 | 1 | 10 | 1 | 8 | 3 | 16 | 3 | 15 | 2 | 14 | 1 | 11 +INPUTP | 11 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 | 52 +EXPORTS | 1 | 1 | 11 +EQ | 7 | + AUTO_CONFIG_DONE_CYCLE<0>.D = RESET & AUTO_CONFIG_DONE_CYCLE<0> + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !AUTO_CONFIG_DONE<0> & autoconfig; + AUTO_CONFIG_DONE_CYCLE<0>.CLK = ide/ide_CLKF; + AUTO_CONFIG_DONE_CYCLE<0>.EXP = RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & IDE_BASEADR<7> & autoconfig & !D<15>.PIN + +MACROCELL | 2 | 15 | AUTO_CONFIG_DONE_CYCLE<1> +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 2 | 2 | 14 | 2 | 15 +INPUTS | 14 | RESET | AUTO_CONFIG_DONE_CYCLE<1> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | autoconfig | ide/ide_CLKF +INPUTMC | 5 | 2 | 15 | 1 | 8 | 2 | 14 | 3 | 16 | 3 | 15 +INPUTP | 9 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 +EQ | 5 | + AUTO_CONFIG_DONE_CYCLE<1>.D = RESET & AUTO_CONFIG_DONE_CYCLE<1> + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig; + AUTO_CONFIG_DONE_CYCLE<1>.CLK = ide/ide_CLKF; + +MACROCELL | 1 | 9 | AUTO_CONFIG_DONE_CYCLE<2> +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 2 | 1 | 7 | 1 | 9 +INPUTS | 15 | RESET | AUTO_CONFIG_DONE_CYCLE<2> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | autoconfig | ide/ide_CLKF +INPUTMC | 6 | 1 | 9 | 1 | 8 | 2 | 14 | 1 | 7 | 3 | 16 | 3 | 15 +INPUTP | 9 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 +EQ | 5 | + AUTO_CONFIG_DONE_CYCLE<2>.D = RESET & AUTO_CONFIG_DONE_CYCLE<2> + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & AUTO_CONFIG_DONE<0> & AUTO_CONFIG_DONE<1> & + !AUTO_CONFIG_DONE<2> & autoconfig; + AUTO_CONFIG_DONE_CYCLE<2>.CLK = ide/ide_CLKF; + +MACROCELL | 4 | 17 | IDE_BASEADR<0> +ATTRIBUTES | 4326176 | 0 +OUTPUTMC | 2 | 4 | 17 | 3 | 17 +INPUTS | 16 | RESET | IDE_BASEADR<0> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | autoconfig | D<8>.PIN | ide/ide_CLKF +INPUTMC | 5 | 4 | 17 | 1 | 8 | 2 | 14 | 3 | 16 | 3 | 15 +INPUTP | 11 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 | 21 +EQ | 8 | + IDE_BASEADR<0>.T = !RESET & !IDE_BASEADR<0> + # !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + !IDE_BASEADR<0> & autoconfig & D<8>.PIN + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & IDE_BASEADR<0> & autoconfig & !D<8>.PIN; + IDE_BASEADR<0>.CLK = ide/ide_CLKF; + +MACROCELL | 4 | 14 | IDE_BASEADR<4> +ATTRIBUTES | 4326176 | 0 +OUTPUTMC | 2 | 4 | 14 | 3 | 2 +INPUTS | 16 | RESET | IDE_BASEADR<4> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | autoconfig | D<12>.PIN | ide/ide_CLKF +INPUTMC | 5 | 4 | 14 | 1 | 8 | 2 | 14 | 3 | 16 | 3 | 15 +INPUTP | 11 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 | 48 +EQ | 8 | + IDE_BASEADR<4>.T = !RESET & !IDE_BASEADR<4> + # !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + !IDE_BASEADR<4> & autoconfig & D<12>.PIN + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & IDE_BASEADR<4> & autoconfig & !D<12>.PIN; + IDE_BASEADR<4>.CLK = ide/ide_CLKF; + +MACROCELL | 4 | 13 | IDE_BASEADR<5> +ATTRIBUTES | 4326176 | 0 +OUTPUTMC | 3 | 4 | 13 | 3 | 2 | 3 | 16 +INPUTS | 16 | RESET | IDE_BASEADR<5> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | autoconfig | D<13>.PIN | ide/ide_CLKF +INPUTMC | 5 | 4 | 13 | 1 | 8 | 2 | 14 | 3 | 16 | 3 | 15 +INPUTP | 11 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 | 49 +EQ | 8 | + IDE_BASEADR<5>.T = !RESET & !IDE_BASEADR<5> + # !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + !IDE_BASEADR<5> & autoconfig & D<13>.PIN + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & IDE_BASEADR<5> & autoconfig & !D<13>.PIN; + IDE_BASEADR<5>.CLK = ide/ide_CLKF; + +MACROCELL | 0 | 9 | IDE_ENABLE +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 3 | 0 | 9 | 0 | 13 | 0 | 14 +INPUTS | 6 | RESET | IDE_ENABLE | RW | AS | ide | ide/ide_CLKF +INPUTMC | 3 | 0 | 9 | 3 | 0 | 3 | 15 +INPUTP | 3 | 160 | 93 | 90 +EQ | 3 | + !IDE_ENABLE.D = RESET & !IDE_ENABLE + # RESET & !RW & !AS & ide; + IDE_ENABLE.CLK = ide/ide_CLKF; + +MACROCELL | 4 | 15 | IDE_BASEADR<1> +ATTRIBUTES | 4326176 | 0 +OUTPUTMC | 3 | 4 | 15 | 3 | 1 | 3 | 17 +INPUTS | 16 | RESET | IDE_BASEADR<1> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | autoconfig | D<9>.PIN | ide/ide_CLKF +INPUTMC | 5 | 4 | 15 | 1 | 8 | 2 | 14 | 3 | 16 | 3 | 15 +INPUTP | 11 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 | 44 +EQ | 8 | + IDE_BASEADR<1>.T = !RESET & !IDE_BASEADR<1> + # !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + !IDE_BASEADR<1> & autoconfig & D<9>.PIN + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & IDE_BASEADR<1> & autoconfig & !D<9>.PIN; + IDE_BASEADR<1>.CLK = ide/ide_CLKF; + +MACROCELL | 2 | 17 | IDE_BASEADR<2> +ATTRIBUTES | 4326176 | 0 +OUTPUTMC | 2 | 2 | 17 | 3 | 17 +INPUTS | 16 | RESET | IDE_BASEADR<2> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | autoconfig | D<10>.PIN | ide/ide_CLKF +INPUTMC | 5 | 2 | 17 | 1 | 8 | 2 | 14 | 3 | 16 | 3 | 15 +INPUTP | 11 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 | 45 +EQ | 8 | + IDE_BASEADR<2>.T = !RESET & !IDE_BASEADR<2> + # !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + !IDE_BASEADR<2> & autoconfig & D<10>.PIN + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & IDE_BASEADR<2> & autoconfig & !D<10>.PIN; + IDE_BASEADR<2>.CLK = ide/ide_CLKF; + +MACROCELL | 2 | 16 | IDE_BASEADR<3> +ATTRIBUTES | 4326176 | 0 +OUTPUTMC | 2 | 2 | 16 | 3 | 0 +INPUTS | 16 | RESET | IDE_BASEADR<3> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | autoconfig | D<11>.PIN | ide/ide_CLKF +INPUTMC | 5 | 2 | 16 | 1 | 8 | 2 | 14 | 3 | 16 | 3 | 15 +INPUTP | 11 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 | 47 +EQ | 8 | + IDE_BASEADR<3>.T = !RESET & !IDE_BASEADR<3> + # !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + !IDE_BASEADR<3> & autoconfig & D<11>.PIN + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & IDE_BASEADR<3> & autoconfig & !D<11>.PIN; + IDE_BASEADR<3>.CLK = ide/ide_CLKF; + +MACROCELL | 1 | 12 | IDE_BASEADR<6> +ATTRIBUTES | 4326176 | 0 +OUTPUTMC | 4 | 1 | 12 | 1 | 11 | 3 | 1 | 1 | 13 +INPUTS | 16 | RESET | IDE_BASEADR<6> | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | autoconfig | AUTO_CONFIG_DONE<2> | A<2> | IDE_BASEADR<7>.EXP | ide/ide_CLKF +INPUTMC | 7 | 1 | 12 | 1 | 8 | 2 | 14 | 3 | 16 | 1 | 7 | 1 | 11 | 3 | 15 +INPUTP | 9 | 160 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 +EXPORTS | 1 | 1 | 13 +IMPORTS | 1 | 1 | 11 +EQ | 18 | + IDE_BASEADR<6>.T = !RESET & !IDE_BASEADR<6> +;Imported pterms FB2_12 + # !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + !IDE_BASEADR<6> & autoconfig & D<14>.PIN + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & IDE_BASEADR<6> & autoconfig & !D<14>.PIN; + IDE_BASEADR<6>.CLK = ide/ide_CLKF; + IDE_BASEADR<6>.EXP = RESET & RW & !AS & !A<5> & A<4> & !A<1> & !A<6> & + A<3> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & AUTO_CONFIG_DONE<1> & !AUTO_CONFIG_DONE<2> & + autoconfig + # RESET & RW & !AS & A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + +MACROCELL | 1 | 11 | IDE_BASEADR<7> +ATTRIBUTES | 4326176 | 0 +OUTPUTMC | 4 | 1 | 11 | 1 | 10 | 3 | 1 | 1 | 12 +INPUTS | 19 | RESET | IDE_BASEADR<7> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | autoconfig | D<15>.PIN | ide/ide_CLKF | IDE_BASEADR<6> | D<14>.PIN | AUTO_CONFIG_DONE_CYCLE<0>.EXP +INPUTMC | 7 | 1 | 11 | 1 | 8 | 2 | 14 | 3 | 16 | 3 | 15 | 1 | 12 | 1 | 10 +INPUTP | 12 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 | 52 | 50 +EXPORTS | 1 | 1 | 12 +IMPORTS | 1 | 1 | 10 +EQ | 15 | + IDE_BASEADR<7>.T = !RESET & !IDE_BASEADR<7> + # !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + !IDE_BASEADR<7> & autoconfig & D<15>.PIN +;Imported pterms FB2_11 + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & IDE_BASEADR<7> & autoconfig & !D<15>.PIN; + IDE_BASEADR<7>.CLK = ide/ide_CLKF; + IDE_BASEADR<7>.EXP = !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + !IDE_BASEADR<6> & autoconfig & D<14>.PIN + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & IDE_BASEADR<6> & autoconfig & !D<14>.PIN + +MACROCELL | 4 | 12 | SHUT_UP<1> +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 2 | 4 | 12 | 3 | 0 +INPUTS | 15 | RESET | SHUT_UP<1> | UDS | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | autoconfig | ide/ide_CLKF +INPUTMC | 5 | 4 | 12 | 1 | 8 | 2 | 14 | 3 | 16 | 3 | 15 +INPUTP | 10 | 160 | 91 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 +EQ | 5 | + !SHUT_UP<1>.D = RESET & !SHUT_UP<1> + # RESET & !UDS & !RW & !AS & !A<5> & !A<4> & !A<1> & + A<6> & A<3> & !A<2> & AUTO_CONFIG_DONE<0> & + !AUTO_CONFIG_DONE<1> & autoconfig; + SHUT_UP<1>.CLK = ide/ide_CLKF; + +MACROCELL | 3 | 16 | autoconfig +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 28 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 2 | 1 | 11 | 4 | 12 | 0 | 6 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 12 | 1 | 13 | 1 | 15 | 1 | 17 | 5 | 15 | 5 | 17 | 3 | 17 +INPUTS | 14 | A<23> | A<22> | A<21> | A<19> | AUTO_CONFIG_DONE<0> | BERR | A<17> | A<16> | A<20> | A<18> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | ide/ide_CLKF | IDE_BASEADR<5> +INPUTMC | 5 | 1 | 8 | 2 | 14 | 1 | 7 | 3 | 15 | 4 | 13 +INPUTP | 9 | 96 | 97 | 98 | 103 | 109 | 106 | 108 | 102 | 105 +EXPORTS | 1 | 3 | 17 +EQ | 8 | + autoconfig.D = A<23> & A<22> & A<21> & A<19> & + !AUTO_CONFIG_DONE<0> & BERR & !A<17> & !A<16> & !A<20> & !A<18> + # A<23> & A<22> & A<21> & A<19> & + !AUTO_CONFIG_DONE<1> & BERR & !A<17> & !A<16> & !A<20> & !A<18> + # A<23> & A<22> & A<21> & A<19> & + !AUTO_CONFIG_DONE<2> & BERR & !A<17> & !A<16> & !A<20> & !A<18>; + autoconfig.CLK = ide/ide_CLKF; + autoconfig.EXP = A<21> & !IDE_BASEADR<5> + +MACROCELL | 3 | 0 | ide +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 3 | 0 | 9 | 0 | 13 | 0 | 14 +INPUTS | 7 | BERR | SHUT_UP<1> | A<19> | IDE_BASEADR<3> | EXP19_.EXP | EXP21_.EXP | ide/ide_CLKF +INPUTMC | 5 | 4 | 12 | 2 | 16 | 3 | 1 | 3 | 17 | 3 | 15 +INPUTP | 2 | 109 | 103 +IMPORTS | 2 | 3 | 1 | 3 | 17 +EQ | 23 | + !ide.D = SHUT_UP<1> + # !BERR + # A<19> & !IDE_BASEADR<3> + # !A<19> & IDE_BASEADR<3> +;Imported pterms FB4_2 + # A<23> & !IDE_BASEADR<7> + # !A<23> & IDE_BASEADR<7> + # A<22> & !IDE_BASEADR<6> + # !A<22> & IDE_BASEADR<6> + # IDE_BASEADR<1> & !A<17> +;Imported pterms FB4_3 + # !A<21> & IDE_BASEADR<5> + # IDE_BASEADR<4> & !A<20> + # !IDE_BASEADR<4> & A<20> +;Imported pterms FB4_18 + # IDE_BASEADR<0> & !A<16> + # !IDE_BASEADR<0> & A<16> + # !IDE_BASEADR<1> & A<17> + # IDE_BASEADR<2> & !A<18> + # !IDE_BASEADR<2> & A<18> +;Imported pterms FB4_17 + # A<21> & !IDE_BASEADR<5>; + ide.CLK = ide/ide_CLKF; + +MACROCELL | 0 | 6 | AUTOCONFIG_IN_PROGRESS +ATTRIBUTES | 8520480 | 0 +OUTPUTMC | 16 | 2 | 11 | 2 | 3 | 2 | 6 | 2 | 9 | 2 | 8 | 0 | 4 | 0 | 1 | 1 | 4 | 1 | 15 | 0 | 5 | 0 | 7 | 1 | 16 | 2 | 0 | 0 | 2 | 2 | 10 | 2 | 2 +INPUTS | 3 | AS | autoconfig | ide/ide_CLKF +INPUTMC | 2 | 3 | 16 | 3 | 15 +INPUTP | 1 | 90 +EQ | 2 | + AUTOCONFIG_IN_PROGRESS.D = !AS & autoconfig; + AUTOCONFIG_IN_PROGRESS.CLK = ide/ide_CLKF; + +MACROCELL | 0 | 13 | IDE_R_S +ATTRIBUTES | 8651558 | 0 +INPUTS | 6 | RESET | RW | AS | IDE_ENABLE | ide | ide/ide_CLKF +INPUTMC | 3 | 0 | 9 | 3 | 0 | 3 | 15 +INPUTP | 3 | 160 | 93 | 90 +EQ | 2 | + !IDE_R.D = RESET & RW & !AS & !IDE_ENABLE & ide; + IDE_R.CLK = ide/ide_CLKF; + +MACROCELL | 0 | 14 | IDE_W_S +ATTRIBUTES | 8651558 | 0 +OUTPUTMC | 1 | 0 | 15 +INPUTS | 6 | RESET | RW | AS | ide | ide/ide_CLKF | IDE_ENABLE +INPUTMC | 3 | 3 | 0 | 3 | 15 | 0 | 9 +INPUTP | 3 | 160 | 93 | 90 +EXPORTS | 1 | 0 | 15 +EQ | 3 | + !IDE_W.D = RESET & !RW & !AS & ide; + IDE_W.CLK = ide/ide_CLKF; + IDE_W_S.EXP = RESET & RW & !AS & IDE_ENABLE & ide + +MACROCELL | 0 | 15 | ROM_OE_S +ATTRIBUTES | 8651558 | 0 +OUTPUTMC | 1 | 0 | 16 +INPUTS | 15 | RESET | RW | AS | A<5> | A<4> | ide/ide_CLKF | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<2> | autoconfig | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | IDE_W_S.EXP +INPUTMC | 6 | 3 | 15 | 1 | 7 | 3 | 16 | 1 | 8 | 2 | 14 | 0 | 14 +INPUTP | 9 | 160 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 +EXPORTS | 1 | 0 | 16 +IMPORTS | 1 | 0 | 14 +EQ | 14 | + !ROM_OE.D = ;Imported pterms FB1_15 + RESET & RW & !AS & IDE_ENABLE & ide; + ROM_OE.CLK = ide/ide_CLKF; + ROM_OE_S.EXP = RESET & RW & !AS & A<5> & !A<4> & A<1> & !A<6> & + !A<3> & A<2> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & A<5> & !A<4> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & A<4> & A<1> & !A<6> & + A<3> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & !A<1> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<1> & !AUTO_CONFIG_DONE<2> & + autoconfig + +MACROCELL | 2 | 8 | N1 +ATTRIBUTES | 265986 | 0 +INPUTS | 2 | RW | AUTOCONFIG_IN_PROGRESS +INPUTMC | 1 | 0 | 6 +INPUTP | 1 | 93 +EQ | 2 | + D<9> = Vcc; + D<9>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 0 | 4 | N1$BUF0 +ATTRIBUTES | 265986 | 0 +INPUTS | 2 | RW | AUTOCONFIG_IN_PROGRESS +INPUTMC | 1 | 0 | 6 +INPUTP | 1 | 93 +EQ | 2 | + D<8> = Vcc; + D<8>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 0 | 1 | N1$BUF1 +ATTRIBUTES | 265986 | 0 +OUTPUTMC | 1 | 0 | 0 +INPUTS | 3 | RW | AUTOCONFIG_IN_PROGRESS | A<13> +INPUTMC | 1 | 0 | 6 +INPUTP | 2 | 93 | 72 +EXPORTS | 1 | 0 | 0 +EQ | 3 | + D<7> = Vcc; + D<7>.OE = RW & AUTOCONFIG_IN_PROGRESS; + N1$BUF1.EXP = !A<13> + +MACROCELL | 1 | 4 | N1$BUF10 +ATTRIBUTES | 265986 | 0 +INPUTS | 2 | RW | AUTOCONFIG_IN_PROGRESS +INPUTMC | 1 | 0 | 6 +INPUTP | 1 | 93 +EQ | 2 | + D<0> = Vcc; + D<0>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 1 | 15 | N1$BUF2 +ATTRIBUTES | 265986 | 0 +OUTPUTMC | 1 | 1 | 14 +INPUTS | 14 | RW | AUTOCONFIG_IN_PROGRESS | RESET | AS | A<5> | A<4> | A<3> | A<2> | AUTO_CONFIG_DONE<2> | autoconfig | A<1> | A<6> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<0> +INPUTMC | 5 | 0 | 6 | 1 | 7 | 3 | 16 | 2 | 14 | 1 | 8 +INPUTP | 9 | 93 | 160 | 90 | 54 | 56 | 58 | 60 | 63 | 57 +EXPORTS | 1 | 1 | 14 +EQ | 11 | + D<6> = Vcc; + D<6>.OE = RW & AUTOCONFIG_IN_PROGRESS; + N1$BUF2.EXP = RESET & RW & !AS & !A<5> & !A<4> & !A<3> & !A<2> & + !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<1> & !A<6> & + !A<3> & !AUTO_CONFIG_DONE<1> & autoconfig + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & A<4> & !A<1> & !A<6> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + +MACROCELL | 0 | 5 | N1$BUF3 +ATTRIBUTES | 265986 | 0 +INPUTS | 2 | RW | AUTOCONFIG_IN_PROGRESS +INPUTMC | 1 | 0 | 6 +INPUTP | 1 | 93 +EQ | 2 | + D<5> = Vcc; + D<5>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 0 | 7 | N1$BUF4 +ATTRIBUTES | 265986 | 0 +INPUTS | 2 | RW | AUTOCONFIG_IN_PROGRESS +INPUTMC | 1 | 0 | 6 +INPUTP | 1 | 93 +EQ | 2 | + D<4> = Vcc; + D<4>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 1 | 16 | N1$BUF5 +ATTRIBUTES | 265986 | 0 +INPUTS | 2 | RW | AUTOCONFIG_IN_PROGRESS +INPUTMC | 1 | 0 | 6 +INPUTP | 1 | 93 +EQ | 2 | + D<3> = Vcc; + D<3>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 2 | 0 | N1$BUF6 +ATTRIBUTES | 265986 | 0 +INPUTS | 2 | RW | AUTOCONFIG_IN_PROGRESS +INPUTMC | 1 | 0 | 6 +INPUTP | 1 | 93 +EQ | 2 | + D<2> = Vcc; + D<2>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 0 | 2 | N1$BUF7 +ATTRIBUTES | 265986 | 0 +INPUTS | 2 | RW | AUTOCONFIG_IN_PROGRESS +INPUTMC | 1 | 0 | 6 +INPUTP | 1 | 93 +EQ | 2 | + D<1> = Vcc; + D<1>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 2 | 10 | N1$BUF8 +ATTRIBUTES | 265986 | 0 +INPUTS | 2 | RW | AUTOCONFIG_IN_PROGRESS +INPUTMC | 1 | 0 | 6 +INPUTP | 1 | 93 +EQ | 2 | + D<11> = Vcc; + D<11>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 2 | 2 | N1$BUF9 +ATTRIBUTES | 265986 | 0 +INPUTS | 2 | RW | AUTOCONFIG_IN_PROGRESS +INPUTMC | 1 | 0 | 6 +INPUTP | 1 | 93 +EQ | 2 | + D<10> = Vcc; + D<10>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 0 | 10 | IDE_A_0_OBUF$BUF0 +ATTRIBUTES | 264962 | 0 +INPUTS | 1 | A<9> +INPUTP | 1 | 64 +EQ | 1 | + IDE_A<0> = A<9>; + +MACROCELL | 0 | 11 | IDE_A_1_OBUF$BUF0 +ATTRIBUTES | 264962 | 0 +INPUTS | 1 | A<10> +INPUTP | 1 | 66 +EQ | 1 | + IDE_A<1> = A<10>; + +MACROCELL | 0 | 3 | IDE_A_2_OBUF$BUF0 +ATTRIBUTES | 264962 | 0 +INPUTS | 1 | A<11> +INPUTP | 1 | 68 +EQ | 1 | + IDE_A<2> = A<11>; + +MACROCELL | 0 | 8 | IDE_CS_0_OBUF +ATTRIBUTES | 264962 | 0 +INPUTS | 1 | A<12> +INPUTP | 1 | 69 +EQ | 1 | + IDE_CS<0> = !A<12>; + +MACROCELL | 0 | 0 | IDE_CS_1_OBUF +ATTRIBUTES | 264962 | 0 +OUTPUTMC | 1 | 0 | 17 +INPUTS | 14 | RESET | RW | AS | A<5> | A<4> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | autoconfig | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | A<1> | N1$BUF1.EXP +INPUTMC | 5 | 1 | 8 | 3 | 16 | 2 | 14 | 1 | 7 | 0 | 1 +INPUTP | 9 | 160 | 93 | 90 | 54 | 56 | 57 | 58 | 60 | 63 +EXPORTS | 1 | 0 | 17 +IMPORTS | 1 | 0 | 1 +EQ | 13 | + IDE_CS<1> = ;Imported pterms FB1_2 + !A<13>; + IDE_CS_1_OBUF.EXP = RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<1> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<5> & !A<1> & !A<6> & !A<3> & + A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & A<5> & !A<4> & A<1> & !A<6> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + +MACROCELL | 6 | 11 | ROM_B_0_OBUF$BUF1 +ATTRIBUTES | 265986 | 0 +INPUTS | 0 +EQ | 2 | + DTACK = Gnd; + DTACK.OE = Gnd; + +MACROCELL | 4 | 16 | ROM_B_0_OBUF +ATTRIBUTES | 264962 | 0 +INPUTS | 0 +EQ | 1 | + ROM_B<1> = Gnd; + +MACROCELL | 4 | 9 | ROM_B_0_OBUF$BUF0 +ATTRIBUTES | 264962 | 0 +INPUTS | 0 +EQ | 1 | + ROM_B<0> = Gnd; + +MACROCELL | 3 | 15 | ide/ide_CLKF +ATTRIBUTES | 133888 | 0 +OUTPUTMC | 23 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 0 | 9 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 12 | 1 | 11 | 4 | 12 | 3 | 16 | 3 | 0 | 0 | 6 | 0 | 13 | 0 | 14 | 0 | 15 +INPUTS | 2 | C3 | C1 +INPUTP | 2 | 114 | 115 +EQ | 2 | + !ide/ide_CLKF = C3 + $ C1; + +MACROCELL | 2 | 3 | _10_ +ATTRIBUTES | 397058 | 0 +OUTPUTMC | 1 | 0 | 16 +INPUTS | 3 | RW | AUTOCONFIG_IN_PROGRESS | D<12>_BUFR +INPUTMC | 2 | 0 | 6 | 0 | 17 +INPUTP | 1 | 93 +EQ | 2 | + D<12> = D<12>_BUFR; + D<12>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 2 | 6 | _11_ +ATTRIBUTES | 397058 | 0 +OUTPUTMC | 1 | 1 | 17 +INPUTS | 3 | RW | AUTOCONFIG_IN_PROGRESS | D<14>_BUFR +INPUTMC | 2 | 0 | 6 | 1 | 0 +INPUTP | 1 | 93 +EQ | 2 | + D<14> = D<14>_BUFR; + D<14>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 2 | 11 | _12_ +ATTRIBUTES | 397058 | 0 +OUTPUTMC | 2 | 1 | 14 | 1 | 13 +INPUTS | 3 | RW | AUTOCONFIG_IN_PROGRESS | D<13>_BUFR +INPUTMC | 2 | 0 | 6 | 1 | 14 +INPUTP | 1 | 93 +EQ | 2 | + D<13> = D<13>_BUFR; + D<13>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 2 | 9 | _13_ +ATTRIBUTES | 397058 | 0 +OUTPUTMC | 2 | 5 | 16 | 5 | 15 +INPUTS | 3 | RW | AUTOCONFIG_IN_PROGRESS | D<15>_BUFR +INPUTMC | 2 | 0 | 6 | 5 | 16 +INPUTP | 1 | 93 +EQ | 2 | + D<15> = D<15>_BUFR; + D<15>.OE = RW & AUTOCONFIG_IN_PROGRESS; + +MACROCELL | 0 | 16 | EXP14_ +ATTRIBUTES | 2048 | 0 +OUTPUTMC | 1 | 0 | 17 +INPUTS | 14 | RESET | D<12> | RW | AS | autoconfig | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | A<5> | A<4> | A<1> | A<3> | A<2> | ROM_OE_S.EXP +INPUTMC | 6 | 2 | 3 | 3 | 16 | 1 | 8 | 2 | 14 | 1 | 7 | 0 | 15 +INPUTP | 8 | 160 | 93 | 90 | 54 | 56 | 63 | 58 | 60 +EXPORTS | 1 | 0 | 17 +IMPORTS | 1 | 0 | 15 +EQ | 19 | + EXP14_.EXP = RESET & !D<12> & !RW + # RESET & !D<12> & AS + # RESET & !D<12> & !autoconfig + # RESET & !D<12> & AUTO_CONFIG_DONE<0> & + AUTO_CONFIG_DONE<1> & AUTO_CONFIG_DONE<2> + # RESET & RW & !AS & !A<5> & !A<4> & !A<1> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig +;Imported pterms FB1_16 + # RESET & RW & !AS & A<5> & !A<4> & A<1> & !A<6> & + !A<3> & A<2> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & A<5> & !A<4> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & A<4> & A<1> & !A<6> & + A<3> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & !A<1> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<1> & !AUTO_CONFIG_DONE<2> & + autoconfig + +MACROCELL | 1 | 1 | EXP15_ +ATTRIBUTES | 2048 | 0 +OUTPUTMC | 1 | 1 | 0 +INPUTS | 14 | RESET | RW | AS | A<5> | A<4> | A<1> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | autoconfig | A<6> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | EXP16_.EXP +INPUTMC | 5 | 1 | 8 | 3 | 16 | 2 | 14 | 1 | 7 | 1 | 2 +INPUTP | 9 | 160 | 93 | 90 | 54 | 56 | 63 | 58 | 60 | 57 +EXPORTS | 1 | 1 | 0 +IMPORTS | 1 | 1 | 2 +EQ | 19 | + EXP15_.EXP = RESET & RW & !AS & !A<5> & !A<4> & A<1> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<1> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<4> & A<1> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig +;Imported pterms FB2_3 + # RESET & RW & !AS & !A<5> & A<4> & A<1> & !A<6> & + !A<3> & A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & A<4> & !A<1> & !A<6> & + A<3> & A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + +MACROCELL | 1 | 2 | EXP16_ +ATTRIBUTES | 2048 | 0 +OUTPUTMC | 1 | 1 | 1 +INPUTS | 12 | RESET | RW | AS | A<5> | A<4> | A<1> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<0> | autoconfig | AUTO_CONFIG_DONE<1> +INPUTMC | 3 | 1 | 8 | 3 | 16 | 2 | 14 +INPUTP | 9 | 160 | 93 | 90 | 54 | 56 | 63 | 57 | 58 | 60 +EXPORTS | 1 | 1 | 1 +EQ | 7 | + EXP16_.EXP = RESET & RW & !AS & !A<5> & A<4> & A<1> & !A<6> & + !A<3> & A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & A<4> & !A<1> & !A<6> & + A<3> & A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + +MACROCELL | 1 | 13 | EXP17_ +ATTRIBUTES | 2048 | 0 +OUTPUTMC | 1 | 1 | 14 +INPUTS | 14 | RESET | D<13> | RW | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | AS | A<5> | A<4> | A<6> | A<3> | autoconfig | A<2> | IDE_BASEADR<6>.EXP +INPUTMC | 6 | 2 | 11 | 1 | 8 | 2 | 14 | 1 | 7 | 3 | 16 | 1 | 12 +INPUTP | 8 | 160 | 93 | 90 | 54 | 56 | 57 | 58 | 60 +EXPORTS | 1 | 1 | 14 +IMPORTS | 1 | 1 | 12 +EQ | 19 | + EXP17_.EXP = RESET & !D<13> & !RW + # RESET & !D<13> & AUTO_CONFIG_DONE<0> & + AUTO_CONFIG_DONE<1> & AUTO_CONFIG_DONE<2> + # RESET & RW & !AS & !A<5> & !A<4> & !A<6> & !A<3> & + !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<3> & !A<2> & + !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<3> & !A<2> & + !AUTO_CONFIG_DONE<1> & autoconfig +;Imported pterms FB2_13 + # RESET & RW & !AS & !A<5> & A<4> & !A<1> & !A<6> & + A<3> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & AUTO_CONFIG_DONE<1> & !AUTO_CONFIG_DONE<2> & + autoconfig + # RESET & RW & !AS & A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + +MACROCELL | 1 | 17 | EXP18_ +ATTRIBUTES | 2048 | 0 +OUTPUTMC | 1 | 1 | 0 +INPUTS | 13 | RESET | D<14> | RW | AS | autoconfig | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | A<5> | A<1> | A<6> | A<3> | A<2> +INPUTMC | 5 | 2 | 6 | 3 | 16 | 1 | 8 | 2 | 14 | 1 | 7 +INPUTP | 8 | 160 | 93 | 90 | 54 | 63 | 57 | 58 | 60 +EXPORTS | 1 | 1 | 0 +EQ | 8 | + EXP18_.EXP = RESET & !D<14> & !RW + # RESET & !D<14> & AS + # RESET & !D<14> & !autoconfig + # RESET & !D<14> & AUTO_CONFIG_DONE<0> & + AUTO_CONFIG_DONE<1> & AUTO_CONFIG_DONE<2> + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<2> & + autoconfig + +MACROCELL | 3 | 1 | EXP19_ +ATTRIBUTES | 2048 | 0 +OUTPUTMC | 1 | 3 | 0 +INPUTS | 7 | A<23> | IDE_BASEADR<7> | A<22> | IDE_BASEADR<6> | IDE_BASEADR<1> | A<17> | EXP20_.EXP +INPUTMC | 4 | 1 | 11 | 1 | 12 | 4 | 15 | 3 | 2 +INPUTP | 3 | 96 | 97 | 106 +EXPORTS | 1 | 3 | 0 +IMPORTS | 1 | 3 | 2 +EQ | 9 | + EXP19_.EXP = A<23> & !IDE_BASEADR<7> + # !A<23> & IDE_BASEADR<7> + # A<22> & !IDE_BASEADR<6> + # !A<22> & IDE_BASEADR<6> + # IDE_BASEADR<1> & !A<17> +;Imported pterms FB4_3 + # !A<21> & IDE_BASEADR<5> + # IDE_BASEADR<4> & !A<20> + # !IDE_BASEADR<4> & A<20> + +MACROCELL | 3 | 2 | EXP20_ +ATTRIBUTES | 2048 | 0 +OUTPUTMC | 1 | 3 | 1 +INPUTS | 4 | A<21> | IDE_BASEADR<5> | IDE_BASEADR<4> | A<20> +INPUTMC | 2 | 4 | 13 | 4 | 14 +INPUTP | 2 | 98 | 102 +EXPORTS | 1 | 3 | 1 +EQ | 3 | + EXP20_.EXP = !A<21> & IDE_BASEADR<5> + # IDE_BASEADR<4> & !A<20> + # !IDE_BASEADR<4> & A<20> + +MACROCELL | 3 | 17 | EXP21_ +ATTRIBUTES | 2048 | 0 +OUTPUTMC | 1 | 3 | 0 +INPUTS | 7 | IDE_BASEADR<0> | A<16> | IDE_BASEADR<1> | A<17> | IDE_BASEADR<2> | A<18> | autoconfig.EXP +INPUTMC | 4 | 4 | 17 | 4 | 15 | 2 | 17 | 3 | 16 +INPUTP | 3 | 108 | 106 | 105 +EXPORTS | 1 | 3 | 0 +IMPORTS | 1 | 3 | 16 +EQ | 7 | + EXP21_.EXP = IDE_BASEADR<0> & !A<16> + # !IDE_BASEADR<0> & A<16> + # !IDE_BASEADR<1> & A<17> + # IDE_BASEADR<2> & !A<18> + # !IDE_BASEADR<2> & A<18> +;Imported pterms FB4_17 + # A<21> & !IDE_BASEADR<5> + +MACROCELL | 5 | 15 | EXP22_ +ATTRIBUTES | 2048 | 0 +OUTPUTMC | 1 | 5 | 16 +INPUTS | 14 | RESET | D<15> | AUTO_CONFIG_DONE<0> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<2> | RW | AS | A<5> | A<1> | A<6> | A<3> | autoconfig | A<4> | A<2> +INPUTMC | 5 | 2 | 9 | 1 | 8 | 2 | 14 | 1 | 7 | 3 | 16 +INPUTP | 9 | 160 | 93 | 90 | 54 | 63 | 57 | 58 | 56 | 60 +EXPORTS | 1 | 5 | 16 +EQ | 8 | + EXP22_.EXP = RESET & !D<15> & AUTO_CONFIG_DONE<0> & + AUTO_CONFIG_DONE<1> & AUTO_CONFIG_DONE<2> + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<0> & autoconfig + # RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<1> & autoconfig + +MACROCELL | 5 | 17 | EXP23_ +ATTRIBUTES | 2048 | 0 +OUTPUTMC | 1 | 5 | 16 +INPUTS | 13 | RESET | RW | AS | A<5> | A<4> | A<6> | A<3> | A<2> | AUTO_CONFIG_DONE<2> | autoconfig | A<1> | AUTO_CONFIG_DONE<1> | AUTO_CONFIG_DONE<0> +INPUTMC | 4 | 1 | 7 | 3 | 16 | 2 | 14 | 1 | 8 +INPUTP | 9 | 160 | 93 | 90 | 54 | 56 | 57 | 58 | 60 | 63 +EXPORTS | 1 | 5 | 16 +EQ | 13 | + EXP23_.EXP = RESET & RW & !AS & !A<5> & !A<4> & A<6> & !A<3> & + !A<2> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<5> & A<1> & !A<6> & !A<3> & + AUTO_CONFIG_DONE<1> & !AUTO_CONFIG_DONE<2> & autoconfig + # RESET & RW & !AS & !A<5> & A<4> & A<1> & !A<6> & + A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & A<5> & !A<4> & !A<1> & !A<6> & + !A<3> & A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + # RESET & RW & !AS & !A<5> & A<4> & !A<1> & !A<6> & + A<3> & !A<2> & AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & + autoconfig + +PIN | RESET | 65600 | 0 | N/A | 160 | 32 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 0 | 9 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 12 | 1 | 11 | 4 | 12 | 0 | 13 | 0 | 14 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 13 | 1 | 15 | 1 | 17 | 5 | 15 | 5 | 17 | 1 | 8 | 2 | 14 | 1 | 7 +PIN | RW | 64 | 0 | N/A | 93 | 44 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 0 | 9 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 2 | 1 | 11 | 4 | 12 | 0 | 13 | 0 | 14 | 0 | 0 | 2 | 8 | 0 | 4 | 0 | 1 | 1 | 4 | 1 | 15 | 0 | 5 | 0 | 7 | 1 | 16 | 2 | 0 | 0 | 2 | 2 | 10 | 2 | 2 | 2 | 3 | 2 | 6 | 2 | 11 | 2 | 9 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 12 | 1 | 13 | 1 | 17 | 5 | 15 | 5 | 17 +PIN | A<1> | 64 | 0 | N/A | 63 | 25 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 2 | 1 | 11 | 4 | 12 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 12 | 1 | 15 | 1 | 17 | 5 | 15 | 5 | 17 +PIN | A<2> | 64 | 0 | N/A | 60 | 24 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 4 | 17 | 4 | 14 | 4 | 13 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 10 | 1 | 11 | 4 | 12 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 12 | 1 | 13 | 1 | 15 | 1 | 17 | 5 | 15 | 5 | 17 +PIN | A<5> | 64 | 0 | N/A | 54 | 26 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 2 | 1 | 11 | 4 | 12 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 12 | 1 | 13 | 1 | 15 | 1 | 17 | 5 | 15 | 5 | 17 +PIN | A<6> | 64 | 0 | N/A | 57 | 25 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 2 | 1 | 11 | 4 | 12 | 0 | 0 | 0 | 15 | 1 | 1 | 1 | 12 | 1 | 13 | 1 | 15 | 1 | 17 | 5 | 15 | 5 | 17 +PIN | A<3> | 64 | 0 | N/A | 58 | 26 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 2 | 1 | 11 | 4 | 12 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 12 | 1 | 13 | 1 | 15 | 1 | 17 | 5 | 15 | 5 | 17 +PIN | AS | 64 | 0 | N/A | 90 | 33 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 16 | 1 | 8 | 2 | 14 | 1 | 7 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 0 | 9 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 2 | 1 | 11 | 4 | 12 | 0 | 6 | 0 | 13 | 0 | 14 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 12 | 1 | 13 | 1 | 15 | 1 | 17 | 5 | 15 | 5 | 17 +PIN | A<4> | 64 | 0 | N/A | 56 | 24 | 1 | 14 | 0 | 17 | 1 | 0 | 5 | 15 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 4 | 15 | 2 | 17 | 2 | 16 | 1 | 2 | 1 | 11 | 4 | 12 | 0 | 0 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 12 | 1 | 13 | 1 | 15 | 5 | 17 +PIN | AUTOBOOT_OFF | 64 | 0 | N/A | 84 | 1 | 0 | 17 +PIN | UDS | 64 | 0 | N/A | 91 | 11 | 1 | 10 | 2 | 15 | 1 | 9 | 4 | 17 | 4 | 14 | 4 | 13 | 4 | 15 | 2 | 17 | 2 | 16 | 4 | 12 | 1 | 11 +PIN | A<23> | 64 | 0 | N/A | 96 | 2 | 3 | 16 | 3 | 1 +PIN | A<22> | 64 | 0 | N/A | 97 | 2 | 3 | 16 | 3 | 1 +PIN | A<21> | 64 | 0 | N/A | 98 | 2 | 3 | 16 | 3 | 2 +PIN | A<19> | 64 | 0 | N/A | 103 | 2 | 3 | 16 | 3 | 0 +PIN | BERR | 64 | 0 | N/A | 109 | 2 | 3 | 16 | 3 | 0 +PIN | C1 | 64 | 0 | N/A | 115 | 1 | 3 | 15 +PIN | C3 | 64 | 0 | N/A | 114 | 1 | 3 | 15 +PIN | A<16> | 64 | 0 | N/A | 108 | 2 | 3 | 16 | 3 | 17 +PIN | A<20> | 64 | 0 | N/A | 102 | 2 | 3 | 16 | 3 | 2 +PIN | A<17> | 64 | 0 | N/A | 106 | 3 | 3 | 16 | 3 | 1 | 3 | 17 +PIN | A<18> | 64 | 0 | N/A | 105 | 2 | 3 | 16 | 3 | 17 +PIN | A<9> | 64 | 0 | N/A | 64 | 1 | 0 | 10 +PIN | A<10> | 64 | 0 | N/A | 66 | 1 | 0 | 11 +PIN | A<11> | 64 | 0 | N/A | 68 | 1 | 0 | 3 +PIN | A<12> | 64 | 0 | N/A | 69 | 1 | 0 | 8 +PIN | A<13> | 64 | 0 | N/A | 72 | 1 | 0 | 1 +PIN | IDE_R | 536871040 | 0 | N/A | 29 +PIN | IDE_W | 536871040 | 0 | N/A | 30 +PIN | ROM_OE | 536871040 | 0 | N/A | 39 +PIN | D<7> | 536871040 | 0 | N/A | 18 +PIN | D<0> | 536871040 | 0 | N/A | 2 +PIN | D<6> | 536871040 | 0 | N/A | 16 +PIN | D<5> | 536871040 | 0 | N/A | 22 +PIN | D<4> | 536871040 | 0 | N/A | 23 +PIN | D<3> | 536871040 | 0 | N/A | 17 +PIN | D<2> | 536871040 | 0 | N/A | 43 +PIN | D<1> | 536871040 | 0 | N/A | 19 +PIN | IDE_A<0> | 536871040 | 0 | N/A | 26 +PIN | IDE_A<1> | 536871040 | 0 | N/A | 28 +PIN | IDE_A<2> | 536871040 | 0 | N/A | 27 +PIN | IDE_CS<0> | 536871040 | 0 | N/A | 24 +PIN | IDE_CS<1> | 536871040 | 0 | N/A | 25 +PIN | DTACK | 536871040 | 0 | N/A | 95 +PIN | ROM_B<1> | 536871040 | 0 | N/A | 77 +PIN | ROM_B<0> | 536871040 | 0 | N/A | 76 +PIN | D<13> | 536870976 | 0 | N/A | 49 | 1 | 4 | 13 +PIN | D<12> | 536870976 | 0 | N/A | 48 | 1 | 4 | 14 +PIN | D<14> | 536870976 | 0 | N/A | 50 | 1 | 1 | 11 +PIN | D<15> | 536870976 | 0 | N/A | 52 | 2 | 1 | 11 | 1 | 10 +PIN | D<9> | 536870976 | 0 | N/A | 44 | 1 | 4 | 15 +PIN | D<8> | 536870976 | 0 | N/A | 21 | 1 | 4 | 17 +PIN | D<11> | 536870976 | 0 | N/A | 47 | 1 | 2 | 16 +PIN | D<10> | 536870976 | 0 | N/A | 45 | 1 | 2 | 17 diff --git a/Logic/LAN_IDE/LAN_IDE_CP.nga b/Logic/LAN_IDE/LAN_IDE_CP.nga new file mode 100644 index 0000000..b09b633 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.nga @@ -0,0 +1,3 @@ +XILINX-XDB 0.1 STUB 0.1 ASCII +XILINX-XDM V1.6e +$2760=#Zl|/;6&?:183-c=/83:1<$.'0;294,773!;;<=4>01295567!890$3:*2056728>;<=4>4123-46< 8=;<7?80182356.991#=5>?:0:34?7?89#:<6&=712962672;=;<$??;)0;45<509:1>5>?)028,667839;<=4<012*64=/;9:;6>>?0;1345/' :?;<7=:0180156.991#?8>?:2734?5289#o7%:?0;634?278 ;;7%::0187156=<<:;%<>4(7234?07890=<=>&119+2<672?3;<78601+24>.089:1;=>?:6234,773!=><=4851293067!81;=6?<;0217>77;;1:8>5>4208504<9?;;7<85IOMVP?B;9<0;2?5>7392=4=5:28;>6<>2:016>449919?7GAPTV9E94428497?:=;371?7053;=97?6>4:09KPRW]]0BHHQLS=394;743;0DYY^ZT;PLIZD;93:5>6=:2:1:56=42F__\XZ5IEG\E94=87808=<44008064<<=8088<447080=4<<0809=<45008174<==809:<459081<4<>980:<<465082=4<>080;8<48108<44<0:8048<48708<24<01805<<49308=14<1<805:<49978E977601J0<>1.QCG1>G;98427L2>1?,SEA306;@>27;(WIM?0M1?9>89B8409&YKO96O316<:?D:6?7$[MI;4A=3;:<=F4825"]OK5:C?5<8>3H6:53 _AE68E97902K7=3 _AE78E947601J0?>1.QCG1>G;:8427L2=1?,SEA3>4>>49B875912K7>>0!P@F7?D:5611J0?0!P@F7?D:4611J0>0!P@F7?D:3611J090!P@F7?D:2611J080!P@F7?D:1611J0;0!P@F7?D:>611J040!P@F0?DHC12KEBBZNTDF1?DU13HY%\LJ8;@Q\MGSAk2K^XBL@OU]LBC773H__COA@T^MEB+VFL8;0MXZ@BNMW[J@AW@H^J<84ATVLGJHAANUBBR^]OFPFWV7e3H__CNAAFHE\MKYWZFMYI^]!CMIE5==F]]EHCCHFG^KM[UTHO[OX_#J>9:CVPJEHFOCLSD@PPSMDV@UT&M;:56OZTNALJCO@W@DT\_AHRDQP*A4602K^XBM@NGKD[LHXX[EL^H]\.P3b?DSSGJEEJDIPIO]SVJAUMZY%^HI>3:CVPJYDGGLBKRJ@ND>3:4>7L[[O^ALJCO@WMEEI1>1.P34?DSSGVIDBKGH_EMMA969&[OL>85NUUM\GJHAANUOCCK30?]wwlkdzlkiiQrmf\56=F]]ETOB@IIF]GKKC;97;37L[[O^ALJCO@WMEEI1?1.BNHB435:CVPJYDGGLBKRJ@ND>2:+W6?2K^XBQLOODJCZBHFL6:2#\JG378EPRHWJEEJDIPDNLF848X|zcfokntdf\twjcW890MXZ@_BMMBLAXLFDN0?0>8:CVPJYDGGLBKRJ@ND>1:+EKCO;>7L[[O^ALJCO@WMEEI1<1.E35?DSSGVIDBKGH_EMMA949&M;::6OZTN]@KK@NOVNDBH2=>/F150=F]]ETOB@IIF]GKKC;:7$Z=:5NUUM\GJHAANUOCCK32?,QAB423H__CRM@NGKD[AIIM585Sy}fmbpfeqccWyxghR?6;@WWKZEHFOCLSIAAE^AZGIC;87;n7L[[O^ALJCO@WMEEIRMVCMG?4;(DDBL:n6OZTN]@KK@NOVNDBHQLYBNF858)L8i0MXZ@_BMMBLAXLFDNSNWLLD>3:+B69j1JYYAPCNLEMBYCGGOTOTMCE=2=*A4592K^XBQLOODJCZBHFLUHUNBJ<1<-@7YW\V:9=6OZTN]@KK@NOVNDBHQLYBNF858)L;U[XR?>d:CVPJYDGGLBKRJ@ND]@]FJB494%IU^=e:CVPJYDGGLBKRJ@ND]@]FJB494%IU^Ptrknv`hfelnTbhzP1c9BQQIXKFDMEJQKOOG\G\EKM5:5"\?k;@WWKZEHFOCLSIAAE^AZGIC;87$YIJ?6;@WWKZEHFOCLSIAAE^AZGIC;97;n7L[[O^ALJCO@WMEEIRMVCMG?5;(DDBL:n6OZTN]@KK@NOVNDBHQLYBNF848)L8i0MXZ@_BMMBLAXLFDNSNWLLD>2:+B69j1JYYAPCNLEMBYCGGOTOTMCE=3=*A4592K^XBQLOODJCZBHFLUHUNBJ<0<-@7YW\V:9=6OZTN]@KK@NOVNDBHQLYBNF848)L;U[XR?>b:CVPJYDGGLBKRJ@ND]@]FJB484%]1:+EKCO;i7L[[O^ALJCO@WMEEIRMVCMG?6;(C9j1JYYAPCNLEMBYCGGOTOTMCE=0=*A76k2K^XBQLOODJCZBHFLUHUNBJ<3<-@7463H__CRM@NGKD[AIIMVIROAK32?,G6ZVSW98:7L[[O^ALJCO@WMEEIRMVCMG?6;(C:VZ_S3HU:?RGMUG;8EZ71W@H^J45N_05\MGSA12KT=5QFBTD:?DY61VCIYK64A^3\MGSA12KT>=QFBTD:?DY59VCIYK74A^01[LDRN01JS?=PICWE<>GX:VCIYK64A^1\MGSA02KT8RGMUG:8EZ3XAK_M46OP6^KAQC2E6&YKO;6M>_H@VB7=D;?1H?#^ND69@7ZOE]O80OH=4CMI:?FIJE@^_II94CSGBP@B43J^G56McobiPt`e33M6;255K<1<-TDB23M6:<374D=33:+VFL<1O07I2>2?;8@9756'ZJHl5K<00=[GSAZo1O0<<1_CWEV+EKCOi0H1?=>^@VBW(Cl2N7=?0PBTDQ*A7c3M6:>3QMUGP-@7753M6:>3QMUGP-@7YW\V::>6J313<\FP@U&M8T\YQ>139G8449WK_M^#J=_QV\6442?]AQCT)L;U[XR:>2:F?578XJ\LY"I0PBTDQb>B;9:4TNXH].BNHBf=C4895SO[IR/Fg?A:6;7UIYK\!D0f8@9746VH^J_ K2008@9746VH^J_ K2^RW[5753M6:?3QMUGP-@7YW\V;:>6J312<\FP@U&M8T\YQ=139G8459WK_M^#J=_QV\7443?]AQCT)L;U[XR;>1:F?568XJ\LY"@M!RDE`?A:6;7UIYK\!Q49G842912N7=90!P@Fb?A:6<7UIYK\i;E>20;YE]OX%OAEIc:F?518XJ\LY"Ij4D=37:ZDRN[$O=i5K<06=[GSAZ'N9=?5K<06=[GSAZ'N9S]ZP0008@9736VH^J_ K2^RW[4753M6:83QMUGP-@7YW\V8:>6J315<\FP@U&M8T\YQ<139G8429WK_M^#J=_QV\0444?]AQCT)EJ$YIJm4D=37:ZDRN[$Z;6J31483:0=C48?556J314<-TDBf3M6:93QMUGPe?A:6=7UIYK\!CMIEg>B;9<4TNXH].Ef8@9726VH^J_ K1e9G8439WK_M^#J=139G8439WK_M^#J=_QV\4442RLZFS,G6ZVSW8;97I2>5?]AQCT)L;U[XR<>2:F?508XJ\LY"I^@VBW(C:VZ_S8?>;E>21;YE]OX%AN ]EFa8@9726VH^J_ ^4:F?5;>5"]OK4:F?1;>3M^JOF _AE:8@drf[yoh96Jjl`{;?Air|86;2o5Kotv2858#GLi0Hb{{1=2=*POJ02Ndyy?31?`8@jss95;5(BKl;Emvp4:66'_BA55Kotv2878e3Me~x<2=>%MFg>Bh}};7>3 ZIL:8@jss9595n6J`uu3?7;"HMj1Ocxz><2<-QLKf3LR[=9Q!EYRe?@^W9=U%IU^PPU]3b>C_X8>T"HV__QV\5c=BPY;?S#KWP^RW[7`4^,F\UYs{`gyicobee]maqYf3LR[=8Q!EYRe?@^W9C_X8?T"HV__QV\5c=BPY;>S#KWP^RW[7`5^,F\UYs{`gyicobee]maqYf3LR[=;Q!EYRe?@^W9?U%IU^PPU]3b>C_X8C_X8=T"HV_f:G[T41X&LR[S]ZP0g9F\U70W'OS\R^[_0d8A]V6?V$NT]Q_T^0e?@^W9>U%IU^PPU]0b>C_X8=T"HV__QV\0c=BPY;C_X82T"HV_f:G[T4>X&LR[S]ZP0g9F\U7?W'OS\R^[_0d8A]V60V$NT]Q_T^0e?@^W91U%IU^PPU]0b>C_X82T"HV__QV\04dW'OS\R^[_3d8A]V61V$NT]Q_T^1e?@^W90U%IU^PPU]7b>C_X83T"HV__QV\14dk5JXQ00[+C_XVZ_S>h4EYR17Z(BPYU[XR:>b:G[T75X&LR[Sy}fmsgmehccWgoS:5JdfgUei4Ail11BHHQN<1<`?LBBWH6;2#^ND99J@@YF484h7DJJ_@>2:+VFLh1BHHQN<383:==NLLUJ0?0l;HFF[D:56'ZJHn5FDD]B[5YHJ\L:=6GKE^C\4ZIE]O.IYK>>3:KGAZGX8VEIYK*MUG2-@42POCWE GSA8'N:=95FDD]B[5YHJ\L/NXH?.E027>OCMVKT!D068MACXIV;TCO[I$CWE4+B69=1BHHQN_0]LFP@#J\L;"I<>3:KGAZGX9VEIYK*MUG2-Uf=NLLUJS?Q@BTD25>OCMVKT>RAMUG&AQC66;2COIROP2^MAQC"E]O:%H<:4IEG\EZ4XGK_M(O[I0/F251=NLLUJS?Q@BTD'FP@7&M8:?6GKE^C\6ZIE]O.IYK>!Qd9J@@YEIZOJH_2?>018MACXJHYNMI\30?,@HN@682COIRLNSDCGV969&M;:7DJJ_CCPADBU494%H;HFF[GGTMHNY0=0!D335?LBBWKKXILJ]<1<-@7YW\V:::6GKE^@BW@GCZ5:5"I3:+B5WY^T><>4IEG\FDUBIMX7<3 ^139J@@YEIZOJH_2?>/PFC4`4IEG\FDUBIMX7=3 K109J@@YEIZOJH_2>>/F254=NLLUIM^KNDS>2:+B59?1BHHQMARGB@W:66'N9S]ZP0048MACXJHYNMI\31?,G6ZVSW8;=7DJJ_CCPADBU484%H?Q_T^024>OCMVHJ_HOKR=3=*T753@NNSOO\E@FQ848)ZLM:j6GKE^@BW@GCZ5;5Sy}fmbpfeqccWqeySh5FDD]AEVCFL[692<=4IEG\FDUBIMX7>3 LLJD24>OCMVHJ_HOKR=0=*A763@NNSOO\E@FQ878)L8;:7DJJ_CCPADBU4;4%H??9;HFF[GGTMHNY0?0!D3]SPZ66>2COIRLNSDCGV949&M8T\YQ>179J@@YEIZOJH_2=>/F1[URX:8:0EIKPB@QFEAT;:7$Z=?5FDD]AEVCFL[692#\JG0d8MACXJHYNMI\32?]wwlkdzlkiiQwos]f?LBBWKKXILJ]<2<27>OCMVHJ_HOKR=1=*FJLN8:0EIKPB@QFEAT;;7$O=<5FDD]AEVCFL[682#J>109J@@YEIZOJH_2<>/F153=NLLUIM^KNDS>0:+B5WY^T<<84IEG\FDUBIMX7?3 K2^RW[4713@NNSOO\E@FQ868)L;U[XR<>0:KGAZDF[LKO^1=1.P31?LBBWKKXILJ]<2<-V@A6n2COIRLNSDCGV959W}yban|jaugg[}iuWl1BHHQMARGB@W:36890EIKPB@QFEAT;<7$H@FH>0:KGAZDF[LKO^1:1.E32?LBBWKKXILJ]<5<-@4763@NNSOO\E@FQ818)L;;=7DJJ_CCPADBU4=4%H?Q_T^222>OCMVHJ_HOKR=6=*A4XX]U:=;5FDD]AEVCFL[6?2#J=_QV\6463:KGAZDF[LKO^1;1.BNHB462#J=179J@@YEIZOJH_2:>/F1[URX88<0EIKPB@QFEAT;=7$O>R^[_035?LBBWKKXILJ]<4<-@7YW\V8:<6GKE^@BW@GCZ5?5"\?=;HFF[GGTMHNY080!RDE2b>OCMVHJ_HOKR=7=[qunejxnmykk_ymq[`=NLLUIM^KNDS>5:45;HFF[GGTMHNY0;0!D032?LBBWKKXILJ]<7<-@7713@NNSOO\E@FQ838)L;U[XR>>6:KGAZDF[LKO^181.E0\TQY69;1BHHQMARGB@W:16'OS\<94IEG\FDUBIMX7:3 JXQ]SPZ66?2COIRLNSDCGV909&LR[S]ZP1058MACXJHYNMI\36?,F\UYW\V89?6GKE^@BW@GCZ5<5"HV__uqjiwciidooSck{_028MACXJHYNMI\36?,R57=NLLUIM^KNDS>5:+TBO8l0EIKPB@QFEAT;>7UdclrdcwaaYg{Un7DJJ_CCPADBU4>4:?6GKE^@BW@GCZ5=5"NBDF028MACXJHYNMI\37?,G54=NLLUIM^KNDS>4:+B6981BHHQMARGB@W:06'N9=;5FDD]AEVCFL[6<2#J=_QV\440229J@@YEIZOJH_28>/G[TZrtadxnblcjd^lfpZ773@NNSOO\E@FQ828)Y880EIKPB@QFEAT;?7$YIJ?i;HFF[GGTMHNY0:0Ptrkngwcf|lnTtb|P9:KGAZET494o7DJJ_BQ?4;(WIMh0EIKPCR>2>58>3@NNSN]31?f8MACXKZ6:2#^NDe9J@@YD[V:TCO[If:KGAZETW9UDNXH!D028MACXKZU;SBLZF/F255=NLLUH_R>POCWE*A4a3@NNSN]P0^MAQC(Vl2COIRM\_0]LFP@a3@NNSN]P1^MAQC(C991BHHQLS^3\KGSA&M;:<6GKE^AP[4YHJ\L%H??>;HFF[FUX9VEIYK JXQ35?LBBWJYT=RAMUG,F\UYW\V:::6GKE^AP[4YHJ\L%IU^PPU]253=NLLUH_R?POCWE*@^WWY^T><84IEG\GVY6WFH^J#KWP^RW[6713@NNSN]P1^MAQC(BPYU[XR:=2:KGAZETW8UDNXH!EYR\pvojzldjahjPndv\b>OCMVIXSOCMVOEMOBJ.E0\TQY6k2COIRKAACNF*TcOCMV]T_#KWP^vpmhtbfhgnhR`jt^;8MACX_VY%]o5FDD]T[V(UMN80EC=4IO20?LH6<2CE==:4IO320>OI9;>0EC?<4:KM512?6GA229JJ6587D@:3:KM26=NF>90EC6<;HL:=>OIA]Y_MYK7;Hlw@`jfqh1GMCQFDD]@T`=KIGUBHHQLP/lde6=KGJ=0@BIFC@N`?Hgmg{\n~~g`nb9Nmkiu^lxxeb`=;O24?K7#J\L;m6@>$CWE4!IB981E=)LZF1,AQCIB&F__56@>$CWE4+Bf3G;/NXH?.E3b?K7#J\L;"I<6;O3'FP@7&Xi0B<*MUG2-PWUS?2D:(O[I1`9M5!DRN8.DI$CWE5+B6i2D:(O[I1/F1f>H6,K_M=#KWP0a8J4"E]O;%IU^Ptrknv`hfelnTbhzP9:L2 GSA9'[h7C?+BTD2*QTT\11E=)LZF02a?K7#J\L:<)AJ139M5!DRN8:%NXH@E/MVPd=I9-H^J<>!Dc9M5!DRN8:%H0/VQWQ1$CWE6+DRNFO%CXZ6;O3'FP@5&Mk0B<*MUG0-@4g0:L2 GSA:'OS\R^[_133?K7#J\L9"HV__QV\546$CWE6+C_XV~xe`|jn`of`Zhb|V30B<*MUG0-Uf=I9-H^J? [RRV4?K7#J\L8m6@>$CWE7!IB981E=)LZF2,AQCIB&F__56@>$CWE7+Bf3G;/NXH<.E3b?K7#J\L8"I<6;O3'FP@4&Xi0B<*MUG1-PWUS?2D:(O[I4`9M5!DRN=.DI$CWE0+B6i2D:(O[I4/F1=>H6,K_M8#_l;O3'FP@3&]XXX:5A1%@VB0g"O[IOD,LQQ?H6,K_M9#Z]SU58J4"E]O$CWE$CWE<+B512D:(O[I8/S`?K7#J\L3"Y\\T69M5!DRN0k0B<*MUG;'K@763G;/NXH6.CWEK@(H]]30B<*MUG;-@d=I9-H^J4 K1`9M5!DRN0$O>45A1%@VB<(Vk2D:(O[I9/VQWQ3H69;1E>?5A339M07=I=;1E:?5A769MAQQHZB90CCK=;NP0?JSS;2ZJH95_ASV4?UOIFHGNm6^FN^@VWLB_j2ZBBRLZSOCNA3=Wm{cdh55_osvSeqn23[OXIY74RDQFP+VFLh1YI^K[_H@VB==UGDUI0=0l;SMN[G:76'ZJHl5]OL]A84<7611YC@QM<0<`?WIJWK6:2#^ND038VJKXJV:TCO[I$CWE445POCWE GSA8'N:86\@M^@\4ZIE]O.IYK>!D037?WIJWKU;SBLZF%@VB5(C:890^BCPB^2\KGSA,K_M<#_>1:PLIZDX8VEIYK*MUG320>THEVHTPOCWE GSA9'N9=>5]OL]A[5YHJ\L/NXH>.P35?WIJWKU;SBLZF%@VB4(SZZ^n7_AB_C]3[JDRN-[n7_AB_C]3[JDRN'Nm7_AB_C]3[JDRN'N:j6\@M^@\4ZIE]O$O>h5]OL]A[5YHJ\L%];5]OL]LAd=UGDUDI#^ND99QKHYHMVYo7_AB_NG\W+EKCOk0^BCPOD]P*Ad;SMN[JCX['OS\R^[_132?WIJWFOT_#KWP^RW[4763[EFSBKPS/G[TZVSW;;:7_AB_NG\W+C_XVZ_S>?k;SMN[JCX['OS\Rz|ilpfjdkblVdnxRo4RNO\K@YT&Xi0^BCPOD]P*WC@;2XXX?5]W79QS+VFL>1Y[RGMUG18W@Rf3ZB^XR[_<0UO]]U^\1?1.Ef8WMSSW\Z7=3 K1e9PLPRX]Y6:2#J=139PLPRX]Y6:2#J=_QV\444<[A__SX^31?,G6ZVSW8i0_E[[_TR?5;(Vm2YCYYQZP=3=*WC@12Ynxx~Gomf0?QTN<2^R\H=4UEQ4?PBT&YKO46[KS^KAQCe<]ZOYS[G\ICNF=>PNM^U_U]K<;Wa`1>Qnl}b9o6VL94370]J*99'_]<:; )Qsa`b'N`fn6-Xjrrklj%5)8 >0TICC1e9[MIOIP$RON->!1!QWQG&7&8*J_NGF3:ZLV3=_lkUBho5Wdi]SvlkNfi0TifPPsknP|vbn2RodR^}ilTfvvohf11SheQ[ilgg?]boW]cfiNfjcjf8\anX\`gnHhbny028\akXEh`d~[k}shmm55=_ldUFeca}Vdppmjh33SOYCh5P11]-FP@HM'E^X;5P11]-@2=X99U%H<94_02\*A413V;;S#_6;^33[+RU[]o0S_/F12>Y69V$Z56Q>1^,WVVRb3V;9S#LZFNG-KPR13V;9S#J8;^31[+B6?2U:>R K279\57Y)Y01T=?Q!TSQWa>Y6;V$IYKAJ.NWW2>Y6;V$O;6Q>3^,G52=X9:U%H?84_01\*T?>2:cvpjehfocl"Iocm'IGGK;4ieg-@3=nll$O=;5fdd,G6g=nll$O>R^[_1`8mac)L;U[XR?m;hff*A4XX]U9n6gke/F1[URX;k1bhh K2^RW[1docm&coiRMCKG,G6`=nll%bhhQLLJD-U46k4@Az10g5<6;:k9nk4=d332k56?3;0b>?7:79'746=;9o0q^j7:22g>5<6;:k9nk4=d332?a43j3:1=7?tSe;975b=83;8?l:08126}Tl008704sA9;46*<05810d=]ko0>w?=51c81`?4>2;k1qd=>11e>n951798m3d=83.9o5498:l1g2<6=21b;<4?:%0`47<3`o0;6)=>11e>n950:9j23<72-8h4787;o0`3?7<3`65f5d83>!4d03<37c50;9j`6<722c>47>5$3a;>3>o2i3:1(?m7:7:8j7e02?10e8m50;&1g=<102d9o:4:;:k41?6=,;i36;64n3a4>`=h5k>0o76g:2;29 7e?2?20b?m8:b98m02=83.9o5498:l1g2:7>5$3a;>3>=,m;0;6)h5k>0876%>0183>!4d03;;j6`=c682?>-6990;6)h5k>0;76a=2283>>i5:j0;66a=e483>>-6:o0;6)h5k>0=76%>2e83>!4d03;;j6`=c684?>i6:k0;6)h5k>0376akc;29 7e?28:m7cf;29 7e?28:m7cn6511d8j7e02=10'ik50;&1g=<68o1e>n955:9l5=d=83.9o54>8g9m6f1=:21d=5j50;&1g=<60o1e>n951:9l5<6=83.9o54>8g9m6f1=821d>=:50;&1g=<58?1e>n951:9l651=83.9o54=079m6f1=821d=>?50;9l6a7=83.9o54=d19m6f1=821d>nk50;&1g=<5l91e>n951:9a6fe=83;1<7>t$231>7e33A9;46g=c583>!56:38h86*=4b82<>"5k?0:465rb3ag>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;7f=#;<81o6sr}|9~f4>>29096=4?{%126?eb3A9;46g=3683>!56:388;65`2b194?"49;09o>5G3038R67328qG?<851zT271<5s-8hm7?7k4$271>`=zutw0qoh69;4$3a5>13<3th9j:4?:383>5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4l;%166?eh6>o4$3a5>6g<3thh=7>52;294~"49;0hi6F<099j661=83.8=?4=3698k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7m4$271>f=zutw0qo8l:182>5<7s-9:>71<7*<1381g1=#:=i1?45+2b497<=7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86n5+3409g>{zut1vn:<50;394?6|,:;96?m;;I13<>o5k=0;6)=>2;0`0>"5=zjj31<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91o6*<538`?x{zu2wi;94?:083>5}#;881>n:4H22;?l4d<3:1(>?=:3a7?!43k39<7){ekh0;6?4?:1y'744=kl1C?=64i314>5<#;881>>94;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0h7)=:2;a8yx{z3th=i7>51;294~"49;09o95G31:8m7e3290/?<<52b68 72d2:20(?m9:2:8?xdd?3:1>7>50z&0575<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3i0(>;=:b9~yx{:183!56:38h86F<099j6f2=83.8=?4=c59'61e=<:1/>n854298yg1e29096=4?{%126?eb3A9;46g=3683>!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 6342j1/?8<5c:~yx=zj>:1<7?50;2x 6752;i?7E=?8:k1g1<72-9:>72.9o;4<6:9~ff>=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=k2.89?4l;|~y>{e?m0;6<4?:1y'744=:j>0D>>7;h0`0?6=,:;96?m;;%07g?253-8h:7:=;:a3`<72;0;6=u+3009g`=O;920e?=8:18'744=::=07b4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016>7m4}|~?xd48?0;6<4?:1y'744=:j>0D>>7;h0`0?6=,:;96?m;;%07g?233-8h:7:;;:a751=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=k2.89?4l;|~y>{e>h0;6<4?:1y'744=:j>0D>>7;h0`0?6=,:;96?m;;%07g?203-8h:7:8;:ag0<72;0;6=u+3009g`=O;920e?=8:18'744=::=07b4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016>7m4}|~?xd1?3:1=7>50z&057<5k=1C?=64i3a7>5<#;881>n:4$36`>1><,;i=6964;|``0?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?e<,:?96n5r}|8yg02290:6=4?{%126?4d<2B8<55f2b694?"49;09o95+25a90<=#:j<18454}ca0>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;7f=#;<81o6sr}|9~f0`=83;1<7>t$231>7e33A9;46g=c583>!56:38h86*=4b87f>"5k?0?n65rbb294?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+3419g>"4=;0h7psr}:a6gb=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=k2.89?4l;|~y>{e:k31<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91o6*<538`?x{zu2wi>oo50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=5c:&017?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+3419g>"4=;0h7psr}:a6g`=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=k2.89?4l;|~y>{e:<:1<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91o6*<538`?x{zu2wi>ol50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=5c:&017?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+3419g>"4=;0h7psr}:agf<7280;6=u+30096f2<@::37d3>m76smce83>7<729q/?<<5cd9K75>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<528`?!52:3i0qpsr;|`g5?6=93:10(?:l:048 7e128<07plk2;296?6=8r.8=?4le:J04==n::=1<7*<138172=P60>09w)=:3;a8 6352j1vqps4}cf7>5<6290;w)=>2;0`0>N4811b>n:50;&057<5k=1/>9m5149'6f0=9<10qoj::181>5<7s-9:>7mj;I13<>o5;>0;6)=>2;003>=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:b9'704=k2wvqp5rb4;94?7=83:p(>?=:3a7?M5702c9o94?:%126?4d<2.98n4;e:&1g3<3m21vnoj50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=5c:&0174<729q/?<<52b68L66?3`8h87>5$231>7e33-8?o7:n;%0`2?2f32wio?4?:383>5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4l;%166?eh69j4$3a5>1b<3thii7>52;294~"49;0hi6F<099j661=83.8=?4=3698k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7m4$271>f=zutw0qo;k:182>5<7s-9:>71<7*<1381g1=#:=i18n5+2b490f=7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86n5+3409g>{zut1vn:850;394?6|,:;96?m;;I13<>o5k=0;6)=>2;0`0>"5=zj8396=4=:183!56:3in7E=?8:k172<72-9:>7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86n5+3409g>{zut1vn8?50;394?6|,:;96?m;;I13<>o5k=0;6)=>2;0`0>"5=zj8336=4=:183!56:3in7E=?8:k172<72-9:>7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86n5+3409g>{zut1vn8=50;394?6|,:;96?m;;I13<>o5k=0;6)=>2;0`0>"5=zj83n6=4=:183!56:3in7E=?8:k172<72-9:>7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86n5+3409g>{zut1vn8;50;394?6|,:;96?m;;I13<>o5k=0;6)=>2;0`0>"5=zjkh1<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91o6*<538`?x{zu2wi9:4?:083>5}#;881>n:4H22;?l4d<3:1(>?=:3a7?!43k39m7){ejj0;6?4?:1y'744=kl1C?=64i314>5<#;881>>94;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0h7)=:2;a8yx{z3thm>7>51;294~"49;09o95G31:8/7e3290/?<<52b68 72d2:80(?m9:208?xda93:1?7>50z&057<48:1C?=64i314>5<#;881>>94V237>4}K;8<1=vX>3581!4di388;6X>8681!52;3k0(>;=:`9~yx{P49=0:wA=>6;3xR4532;q/>no5d`9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xdb;3:1=7>50z&057<5k=1C?=64+3a7>5<#;881>n:4$36`>67<,;i=6>?4;|`f6?6=;3:1?;:0yO740=9r\:?94={%0`e?44?2\:4:4={%167?g<,:?96l5r}|8mag=83.8=?4ka:T051<6sE9::7?tV017>7}#:jk1hl5Y19596~"4=:0:7)=:2;38yx{z3f8h?7>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`244<7280;6=u+30096f2<@::37&39876sm11294?5=83:p(>?=:220?M5702c9?:4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9661<^82<6?u+3419e>"4=;0j7psr}:kge?6=,:;96io4V237>4}K;8<1=vX>3581!4di3nj7[?77;0x 634281/?8<51:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb032>5<6290;w)=>2;0`0>N4811 >n:50;&057<5k=1/>9m5359'6f0=;=10qo?>0;297?6=8r.8=?4<029K75>P60>09w)=:3;c8 6352h1vqps4iec94?"49;0om6X<1582I56>3;pZ<=;:3y'6fg=lh1]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?74<729q/?<<52b68L66?3f8h87>5$231>7e33-8?o7<8;%0`2?4032wi>?=50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=5a:&017?=:3a7?M5702e9o94?:%126?4d<2.98n4=8:&1g3<5021vn?5<7s-9:>7mj;I13<>o5;>0;6)=>2;003>=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:`9'704=i2wvqp5rb3g5>5<6290;w)=>2;0`0>N4811d>n:50;&057<5k=1/>9m52c9'6f0=:k10qoP60>09w)=:3;c8 6352h1vqps4}c304?6=93:10(?:l:3g8 7e12;o07pl>2g83>6<729q/?<<53118L66?3`88;7>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`8172=Q91=1>v*<528b?!52:3k0qpsr;hfb>5<#;881hl5Y30695~J49?0:w[?<4;0x 7ef2mk0Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm13g94?7=83:p(>?=:3a7?M5702!9o94?:%126?4d<2.98n4>d:&1g3<6l21vn<5<7s-9:>7=?3:J04==n::=1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:314?S7??38p(>;<:`9'704=i2wvqp5fd`83>!56:3nj7[=>4;3xH67128q]=>:52z&1gd?7?4$271>4=zutw0qo?=c;295?6=8r.8=?4=c59K75>h64g<3th:>o4?:283>5}#;881?==4H22;?l44?3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=369U5=1=:r.89>4n;%166?gag<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wihi4?:083>5}#;881>n:4H22;?j4d<3:1(>?=:3a7?!43k3;n7){elj0;6>4?:1y'744=;990D>>7;h003?6=,:;96?=8;W120?7|D:;=61=vB<1782S74<38p(?mn:ec8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9;k1<7?50;2x 6752;i?7E=?8:m1g1<72-9:>77:9~f44>29086=4?{%126?57;2B8<55f22594?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9<7[?77;0x 6342h1/?8<5a:~yx=nlh0;6)=>2;fb?S56<3;p@>?9:0yU562=:r.9ol4ka:T2<2<5s-9>?7?4$271>4=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg7503:1=7>50z&057<5k=1C?=64o3a7>5<#;881>n:4$36`>4`<,;i=64;3xH67128q]=>:52z&1gd<5;>1]=5952z&016>7o4}|~?lbf290/?<<5d`9U742=9rF8=;4>{W300?4|,;ij6io4V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a570=83;1<7>t$231>7e33A9;46a=c583>!56:38h86*=4b814>"5k?09<65rb006>5<4290;w)=>2;137>N4811b>>950;&057<5;>1]?<:51zN053<6s_;8877503_;3;7d=#;<81m6sr}|9j`d<72-9:>7jn;W120?7|D:;=68681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4}c310?6=93:10(?:l:0;8 7e128307pl>2283>6<729q/?<<53118L66?3`88;7>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`8172=Q91=1>v*<528b?!52:3k0qpsr;hfb>5<#;881hl5Y30695~J49?0:w[?<4;0x 7ef2mk0Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm13094?7=83:p(>?=:3a7?M5702e9o94?:%126?4d<2.98n4=c:&1g3<5k21vn<<>:180>5<7s-9:>7=?3:J04==n::=1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:314?S7??38p(>;<:`9'704=i2wvqp5fd`83>!56:3nj7[=>4;3xH67128q]=>:52z&1gd?7?4$271>4=zutw0qo?=0;295?6=8r.8=?4=c59K75>h64e<3th:=k4?:283>5}#;881?==4H22;?l44?3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=369U5=1=:r.89>4n;%166?gag<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wii<4?:083>5}#;881>n:4H22;?.4d<3:1(>?=:3a7?!43k39;7){em90;6>4?:1y'744=;990D>>7;h003?6=,:;96?=8;W120?7|D:;=61=vB<1782S74<38p(?mn:ec8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{elo0;6<4?:1y'744=:j>0D>>7;*0`0?6=,:;96?m;;%07g?4a3-8h:74;3xH67128q]=>:52z&1gd<5;>1]=5952z&016>7o4}|~?lbf290/?<<5d`9U742=9rF8=;4>{W300?4|,;ij6io4V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a5=e=83;1<7>t$231>7e33A9;46a=c583>!56:38h86*=4b810>"5k?09865rb0:a>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;7d=#;<81m6sr}|9~f4>b290:6=4?{%126?4d<2B8<55`2b694?"49;09o95+25a963=#:j<1>;54}c3;`?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?g<,:?96l5r}|8yg7>93:1=7>50z&057<5k=1C?=64o3a7>5<#;881>n:4$36`>73<,;i=6?;4;|`2=5<72;0;6=u+3009g`=O;920e?=8:18'744=::=07b4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016>7o4}|~?xd58<0;6<4?:1y'744=:j>0D>>7;n0`0?6=,:;96?m;;%07g?463-8h:7<>;:a652=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=i2.89?4n;|~y>{e:921<7?50;2x 6752;i?7E=?8:m1g1<72-9:>7!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 6342h1/?8<5a:~yx=zj8996=4>:183!56:38h86F<099l6f2=83.8=?4=c59'61e=n854798yg7493:1?7>50z&057<48:1C?=64i314>5<#;881>>94V237>4}K;8<1=vX>3581!4di388;6X>8681!52;3k0(>;=:`9~yx{P49=0:wA=>6;3xR4532;q/>no5d`9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd5l;0;6<4?:1y'744=:j>0D>>7;n0`0?6=,:;96?m;;%07g?263-8h:7:>;:a6a7=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=i2.89?4n;|~y>{e:jl1<7?50;2x 6752;i?7E=?8:m1g1<72-9:>7!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 6342h1/?8<5a:~yx=zjo91<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wijh4?:783>5}#;881=564H22;?!4303;87d<<7;29 6752;9<7[=>4;3xH67128q]>9752z&1gd<5;>1]=5952z&016<63-9>>7?4}|~?lb1290/?<<5d79U742=9rF8=;4>{W07=?4|,;ij6i84V0:4>7}#;<91=6*<5382?x{zu2co;7>5$231>a1<^:;?6?uC30495~P5<009w);<:29'704=;2wvqA=>5;6xR6652:q]ho4={%165?b03-98i7=:3:U565=:r.89<4=369'76c=;<90q)=:4;`8yS57:39pZil52z&0141/?>k53418yS74;38p(>;>:e48 65b2:?87p*<5581?xP5k009w[jm:3y'707=l>1/?>k53418y!52<3?0qps4i3d;>5<#;881>k64V237>7}K;8<1=vX=4881!4di38m46X>8681!52;3;:7)=:2;32?x{zD:;>6;>:3d;?!54m39>?6s+346954=zut1b>k:50;&057<5n=1]?<:52zN053<6s_8?577`33_;3;747<,:?967}#;<;1>k:4$21f>6343t.8994>1:~y>i5k:0;6)=>2;0`7>=zj82j6=4>:183!56:39:56F<099l6f5=83.8=?4=c298yg57i3:1=7>50z&057<5k81C?=64o3a0>5<#;881>n=4;|`e1?6=;3:1?>;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3thm:7>51;294~"49;08=45G31:8k7e4290/?<<52b18?xda03:1?7>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634281/?8<51:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zjo31<7=50;2x 6752>=0D>>7;h005$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3thmm7>54;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86:5+34093>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;72=#;<81;6sr}|9j616=83.8=?4=369K747<^:;?6P60>09w)=:3;d8 6352o1vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91;6*<5384?x{zu2c9?44?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 6342o1/?8<5f:~yx=n:=:1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4382\:4:4={%167?`<,:?96k5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qohl:1825?6=8r.8=?487:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:69'704=?2wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 6342>1/?8<57:~yx=n:=:1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:363?S7??38p(>;<:69'704=?2wvqp5f25394?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;1:T2<2<5s-9>?794$271>2=zutw0e?:=:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=90Z<68:3y'705=?2.89?48;|~y>o5<=0;6)=>2;003>N4981]?<:51zN053<6s_;8877233_;3;72=#;<81;6sr}|9j613=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i365>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?:6X>8681!52;3l0(>;=:g9~yx{<6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<>1]=5952z&016>7h4}|~?l44i3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3`9U5=1=:r.89>4i;%166?`4;3xH67128q]=>:52z&1gd<5;k1]=5952z&016<63-9>>7?4}|~?l44k3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3b9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;m1]=5952z&016<63-9>>7?4}|~?l44m3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3d9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;o1]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?7P60>09w)=:3;58 6352>1vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3=0(>;=:69~yx{;6=4+3009661<^:;?6P60>09w)=:3;58 6352>1vqps4i362>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=409U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>9<4V0:4>7}#;<91;6*<5384?x{zu2c98>4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9615<^82<6?u+34193>"4=;0<7psr}:k101<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:367?S7??38p(>;<:69'704=?2wvqp5f25794?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>>7[?77;0x 6342>1/?8<57:~yx=n:=<1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43>2\:4:4={%167?`<,:?96k5r}|8m720290/?<<52258R67328qG?<851zT271<5s-8hm7<;7:T2<2<5s-9>?7h4$271>c=zutw0e?=n:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44i2\:4:4={%167?`<,:?96k5r}|8m75e290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=l:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44k2\:4:4={%167?7<,:?96<5r}|8m75c290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=j:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44m2\:4:4={%167?7<,:?96<5r}|8m75a290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg`0290<6=4?{%126?4d:2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634281/?8<51:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:09'704=92wvqp5f25294?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>;7[?77;0x 634281/?8<51:~yx=n:=;1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:362?S7??38p(>;<:09'704=92wvqp5f25094?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>97[?77;0x 634281/?8<51:~yx=n:=91<7*<138172=Q;8>1=vB<1782S74<38p(?mn:360?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zjo>1<7=50;2x 6752>=0D>>7;h00{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;746<,:?96<>4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?7P60>09w)=:3;38 635281vqps4}cge>5<1290;w)=>2;3;<>N4811/>965129j661=83.8=?4=369U742=9rF8=;4>{W07=?4|,;ij6?=8;W3;3?4|,:?86<5+34095>{zut1bh;4?:%126?b13_9:87?tL235>4}Q:=31>v*=c`8g2>P60>09w)=:3;38 635281vqps4ie594?"49;0o;6X<1581I56>3;pZ?:6:3y'6fg=l>1]=5952z&016<43-9>>7=4}|O743=7}#;<;1h:5+32g97057503-98i7=:3:'702=j2w]?=<53zTgf?4|,:?:6i94$21f>6343t\:?>4={%165?44?2.8?h4<539~ 6332k1vZ>>=:2yU`g<5s-9>=7j8;%10a?52;2w]=>=52z&0142.8?h4<529~ 6332;1vZ?m6:3yU`g<5s-9>=7j8;%10a?52;2w/?8:55:~y>o5n10;6)=>2;0e<>P49=09wA=>6;3xR72>2;q/>no52g:8R4>02;q/?8=5109'704=981vqpB<1482S57j38pZil52z&014<5n11/?>k53418y!52<3;:7psr;h0e0?6=,:;96?h;;W120?4|D:;=6{zuE9:97?tV22a>7}Qlk09w)=:1;0e0>"4;l089>5r$277>474;3xH67128q]=>:52z&1gd<5;11]=5952z&016<63-9>>7?4}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xdb?3:1=7>50z&057<4901C?=64o3a0>5<#;881>n=4;|`f=?6=;3:1N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;74=#;<81=6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86<5+34095>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f`g=8391<7>t$231>21<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<63-9>>7?4}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xdbj3:1=<4?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;3=0(>;=:69~yx{P60>09w)=:3;58 6352>1vqps4i363>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?<6X>8681!52;3=0(>;=:69~yx{:6=4+3009661<^:;?6P60>09w)=:3;58 6352>1vqps4i361>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=439U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>9=4V0:4>7}#;<91;6*<5384?x{zu2c9894?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>?7[?77;0x 6342>1/?8<57:~yx=n:=?1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43=2\:4:4={%167?1<,:?96:5r}|8m721290/?<<52258R67328qG?<851zT271<5s-8hm7<;6:T2<2<5s-9>?7h4$271>c=zutw0e?:8:18'744=::=0D>?>;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817d=Q91=1>v*<5282?!52:3;0qpsr;h00f?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817f=Q91=1>v*<5282?!52:3;0qpsr;h00`?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817`=Q91=1>v*<5282?!52:3;0qpsr;h00b?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`fg?6=980;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?1<,:?96:5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?794$271>2=zutw0e?:?:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=;0Z<68:3y'705=?2.89?48;|~y>o5<;0;6)=>2;003>N4981]?<:51zN053<6s_;8877253_;3;72=#;<81;6sr}|9j615=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i367>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=459U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>9;4V0:4>7}#;<91;6*<5384?x{zu2c98;4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9610<^82<6?u+3419b>"4=;0m7psr}:k102<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:364?S7??38p(>;<:g9'704=n2wvqp5f22c94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9j7[?77;0x 6342o1/?8<5f:~yx=n::h1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31a?S7??38p(>;<:09'704=92wvqp5f22a94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9h7[?77;0x 634281/?8<51:~yx=n::n1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31g?S7??38p(>;<:09'704=92wvqp5f22g94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9n7[?77;0x 634281/?8<51:~yx=n::l1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31e?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zjln1<7?>:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91;6*<5384?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34193>"4=;0<7psr}:k105<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:363?S7??38p(>;<:69'704=?2wvqp5f25394?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;1:T2<2<5s-9>?794$271>2=zutw0e?:=:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=90Z<68:3y'705=?2.89?48;|~y>o5<=0;6)=>2;003>N4981]?<:51zN053<6s_;8877233_;3;72=#;<81;6sr}|9j613=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i365>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=479U5=1=:r.89>4i;%166?`4;3xH67128q]=>:52z&1gd<5<>1]=5952z&016>7h4}|~?l44i3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3`9U5=1=:r.89>48;%166?14;3xH67128q]=>:52z&1gd<5;k1]=5952z&016<63-9>>7?4}|~?l44k3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3b9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;m1]=5952z&016<63-9>>7?4}|~?l44m3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3d9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;o1]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?7P60>09w)=:3;58 6352>1vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3=0(>;=:69~yx{;6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<91]=5952z&016<03-9>>794}|~?l4393:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9617<^82<6?u+34193>"4=;0<7psr}:k107<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:361?S7??38p(>;<:69'704=?2wvqp5f25194?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>87[?77;0x 6342>1/?8<57:~yx=n:=>1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43<2\:4:4={%167?1<,:?96:5r}|8m722290/?<<52258R67328qG?<851zT271<5s-8hm7<;5:T2<2<5s-9>?794$271>2=zutw0e?:9:18'744=::=0D>?>;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`8102=Q91=1>v*<528e?!52:3l0qpsr;h00e?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817g=Q91=1>v*<5282?!52:3;0qpsr;h00g?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817a=Q91=1>v*<5282?!52:3;0qpsr;h00a?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817c=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3thn47>57;294~"49;09o?5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7?4$271>4=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?7<,:?96<5r}|8m727290/?<<52258R67328qG?<851zT271<5s-8hm7<;0:T2<2<5s-9>?7?4$271>4=zutw0e?:>:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4392\:4:4={%167?7<,:?96<5r}|8m725290/?<<52258R67328qG?<851zT271<5s-8hm7<;2:T2<2<5s-9>?7?4$271>4=zutw0e?:<:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?43;2\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qok::180>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=5119'704=991vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3;;7)=:2;33?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a554=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e99n1<7850;2x 67528237E=?8:&10=<6;2c9?:4?:%126?44?2\8=94>{M122?7|^;>26?u+2bc9661<^82<6?u+34195>"4=;0:7psr}:kg2?6=,:;96i84V237>4}K;8<1=vX=4881!4di3n=7[?77;0x 634281/?8<51:~yx=nl>0;6)=>2;f4?S56<38p@>?9:0yU61?=:r.9ol4k7:T2<2<5s-9>?7=4$271>6=zutF8=84;{W136?5|^mh1>v*<508g3>"4;l089>5rV010>7}#;<;1>>94$21f>6343t.8994m;|T047<4s_ni6?u+3439`2=#;:o1?8=4}W307?4|,:?:6?=8;%10a?52:2w/?8:5b:U754=;r\on7a1<,:9n6>;<;|T276<5s-9>=7j9;%10a?52;2w/?8:52:U6f?=:r\on7a1<,:9n6>;<;|&011<23twv7d4;0xH67128q]>9752z&1gd<5n11]=5952z&016<692.89?4>1:~yI56=3;pZ>>m:3yU`g<5s-9>=7;;:038yx{P60>09w)=:3;32?!52:3;:7psrL236>4}Q;9h1>vXkb;0x 6362;l?7)={#;<>1=<5r}|9l6f5=83.8=?4=c298yg77<3:1?7>50z&057<48o1C?=64i31;>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?70483>4<729q/?<<530;8L66?3f8h?7>5$231>7e432wi==950;194?6|,:;96:94H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?70983>6<729q/?<<5769K75>P60>09w)=:3;38 635281vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4}c33=?6=980;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?1<,:?96:5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?794$271>2=zutw0e?:?:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4382\:4:4={%167?1<,:?96:5r}|8m726290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8104=Q91=1>v*<5284?!52:3=0qpsr;h076?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52508R4>02;q/?8=57:&017<03twvq6g=4283>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:<;W3;3?4|,:?86:5+34093>{zut1b>9:50;&057<5;>1C?4}K;8<1=vX>3581!4di38?86X>8681!52;3=0(>;=:69~yx{>6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<<1]=5952z&016<03-9>>794}|~?l43>3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9610<^82<6?u+3419b>"4=;0m7psr}:k102<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>994V0:4>7}#;<91j6*<538e?x{zu2c9?l4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966g<^82<6?u+34195>"4=;0:7psr}:k17g<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>l4V0:4>7}#;<91=6*<5382?x{zu2c9?n4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966e<^82<6?u+34195>"4=;0:7psr}:k17a<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>j4V0:4>7}#;<91=6*<5382?x{zu2c9?h4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966c<^82<6?u+34195>"4=;0:7psr}:k17c<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>h4V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a55g=83;:6=4?{%126?103A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=?2.89?48;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=57:&017<03twvq6g=4183>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=?2.89?48;|~y>o5<80;6)=>2;003>N4981]?<:51zN053<6s_;8877263_;3;72=#;<81;6sr}|9j614=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i360>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=429U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>9:4V0:4>7}#;<91;6*<5384?x{zu2c9884?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>>7[?77;0x 6342>1/?8<57:~yx=n:=<1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43>2\:4:4={%167?`<,:?96k5r}|8m720290/?<<52258R67328qG?<851zT271<5s-8hm7<;7:T2<2<5s-9>?7h4$271>c=zutw0e?=n:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44i2\:4:4={%167?7<,:?96<5r}|8m75e290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=l:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44k2\:4:4={%167?7<,:?96<5r}|8m75c290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=j:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44m2\:4:4={%167?7<,:?96<5r}|8m75a290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg77j3:1=<4?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;3=0(>;=:69~yx{P60>09w)=:3;58 6352>1vqps4i363>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?<6X>8681!52;3=0(>;=:69~yx{:6=4+3009661<^:;?6P60>09w)=:3;58 6352>1vqps4i361>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=439U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>9=4V0:4>7}#;<91;6*<5384?x{zu2c9894?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>?7[?77;0x 6342>1/?8<57:~yx=n:=?1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43=2\:4:4={%167?1<,:?96:5r}|8m721290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8103=Q91=1>v*<528e?!52:3l0qpsr;h073?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817d=Q91=1>v*<528e?!52:3l0qpsr;h00f?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817f=Q91=1>v*<5282?!52:3;0qpsr;h00`?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817`=Q91=1>v*<5282?!52:3;0qpsr;h00b?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`24f<728;1<7>t$231>21<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<03-9>>794}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>48;%166?14;3xH67128q]=>:52z&1gd<5<91]=5952z&016<03-9>>794}|~?l4393:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9617<^82<6?u+34193>"4=;0<7psr}:k107<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:361?S7??38p(>;<:69'704=?2wvqp5f25194?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;3:T2<2<5s-9>?794$271>2=zutw0e?:;:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=?0Z<68:3y'705=?2.89?48;|~y>o52;003>P49=0:wA=>6;3xR4532;q/>no52548R4>02;q/?8=5f:&017!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:8;W3;3?4|,:?86k5+3409b>{zut1b>>o50;&057<5;>1]?<:51zN053<6s_;88775f3_;3;7c=#;<81j6sr}|9j66d=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=m;W3;3?4|,:?86k5+3409b>{zut1b>>m50;&057<5;>1]?<:51zN053<6s_;88775d3_;3;74=#;<81=6sr}|9j66b=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=k;W3;3?4|,:?86<5+34095>{zut1b>>k50;&057<5;>1]?<:51zN053<6s_;88775b3_;3;74=#;<81=6sr}|9j66`=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=i;W3;3?4|,:?86<5+34095>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f461290<6=4?{%126?4d:2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634281/?8<51:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:09'704=92wvqp5f25294?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>;7[?77;0x 634281/?8<51:~yx=n:=;1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:362?S7??38p(>;<:09'704=92wvqp5f25094?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>97[?77;0x 634281/?8<51:~yx=n:=91<7*<138172=Q;8>1=vB<1782S74<38p(?mn:360?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8:86=4<:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91==5+340955=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?773-9>>7??;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm10094?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a54b=83<1<7>t$231>4>?3A9;46*=49827>o5;>0;6)=>2;003>P49=0:wA=>6;3xR72>2;q/>no52258R4>02;q/?8=51:&017<63twvq6gk6;29 6752m<0Z>?;:0yO740=9r\9844={%0`e?b13_;3;74=#;<81=6sr}|9j`2<72-9:>7j8;W120?4|D:;=68681!52;390(>;=:29~yxJ49<0?w[=?2;1xRad=:r.89<4k7:&07`<4=:1vZ<=<:3y'707=::=0(>=j:270?x"4==0i7pX<0380Sbe2;q/?8?5d69'76c=;<90q[?<3;0x 6362;9<7)={#;<>1n6sY31097~Pcj38p(>;>:e58 65b2:?87pX>3281!5293n=7)={#;<>1>6sY2b;96~Pcj38p(>;>:e58 65b2:?87p*<5586?x{z3`8m47>5$231>7`?3_9:874}Q:=31>v*=c`81b==Q91=1>v*<52825>"4=;0:=6sr}M121?7|^::i6?uYdc81!52938m46*<3d8016=z,:??6?7?>;%166?763twv@>?::0yU75d=:r\on77`33-98i7=:3:'702=981vqp5`2b194?"49;09o>54}c320?6=;3:1?>;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:=84?:083>5}#;881?<74H22;?j4d;3:1(>?=:3a0?>{e98=1<7=50;2x 6752>=0D>>7;h005$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:=54?:283>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7?4$271>4=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?>9;290?6=8r.8=?487:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:69'704=?2wvqp5f22;94?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?794$271>2=zutw0e?:?:18'744=::=0D>?>;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`25d<72=0;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?1<,:?96:5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?794$271>2=zutw0e?:?:18'744=::=0D>?>;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`25g<72=0;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?1<,:?96:5r}|8m75>290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<528e?!52:3l0qpsr;h074?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52528R4>02;q/?8=5f:&017!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e98i1<7?>:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91;6*<5384?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34193>"4=;0<7psr}:k105<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>9>4V0:4>7}#;<91;6*<5384?x{zu2c98<4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>:7[?77;0x 6342>1/?8<57:~yx=n:=81<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43:2\:4:4={%167?1<,:?96:5r}|8m724290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8106=Q91=1>v*<5284?!52:3=0qpsr;h070?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52568R4>02;q/?8=57:&017<03twvq6g=4483>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?::;W3;3?4|,:?86:5+34093>{zut1b>9850;&057<5;>1C?4}K;8<1=vX>3581!4di38?:6X>8681!52;3l0(>;=:g9~yx{<6=4+3009661<^:;?6P60>09w)=:3;d8 6352o1vqps4i31b>5<#;881>>94V237>4}K;8<1=vX>3581!4di388m6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i31`>5<#;881>>94V237>4}K;8<1=vX>3581!4di388o6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i31f>5<#;881>>94V237>4}K;8<1=vX>3581!4di388i6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{57;294~"49;09o?5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7?4$271>4=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?7<,:?96<5r}|8m727290/?<<52258R67328qG?<851zT271<5s-8hm7<;0:T2<2<5s-9>?7?4$271>4=zutw0e?:>:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4392\:4:4={%167?7<,:?96<5r}|8m725290/?<<52258R67328qG?<851zT271<5s-8hm7<;2:T2<2<5s-9>?7?4$271>4=zutw0e?:<:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?43;2\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?>3;297?6=8r.8=?487:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:028 63528:0qpsr;h00=?6=,:;96?=8;W120?7|D:;=6{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f=0=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e0m0;6>4?:1y'744=:j80D>>7;h005$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th3o7>56;294~"49;0:455G31:8 72?2890e?=8:18'744=::=0Z>?;:0yO740=9r\9844={%0`e?44?2\:4:4={%167?7<,:?96<5r}|8ma0=83.8=?4k6:T051<6sE9::7?tV36:>7}#:jk1h;5Y19596~"4=:0:7)=:2;38yx{z3`n<6=4+3009`2=Q;8>1>vB<1782S43138p(?mn:e58R4>02;q/?8=53:&017<43twv@>?::5yU754=;r\on7a1<,:9n6>;<;|T276<5s-9>=7<<7:&07`<4=:1v(>;;:c9~R6652:q]ho4={%165?b03-98i7=:3:U565=:r.89<4=369'76c=;<80q)=:4;`8yS57:39pZil52z&014;=:038yx{K;8?1=vX<0c81Sbe2;q/?8?52g:8 65b2:?87p*<55825>{zu2c9j94?:%126?4a<2\8=94={M122?7|^;>26?u+2bc96c2<^82<6?u+341954=#;<81=<5r}|N050<6s_9;n787?>;|~?j4d;3:1(>?=:3a0?>{e010;6>4?:1y'744=;9l0D>>7;h005$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th357>51;294~"49;08=45G31:8k7e4290/?<<52b18?xd?i3:1?7>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 6342o1/?8<5f:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:g9'704=n2wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj1=1<7=50;2x 6752>=0D>>7;h005$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<528;?!52:320qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th3i7>52;294~"49;0hi6F<099j661=83.8=?4=3698k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo7::180>5<7s-9:>71=vB<1782S74<38p(?mn:31;?S7??38p(>;<:09'704=92wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 634281/?8<51:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb8694?0=83:p(>?=:0:;?M5702.9854>3:k172<72-9:>7<<7:T051<6sE9::7?tV36:>7}#:jk1>>94V0:4>7}#;<91=6*<5382?x{zu2co:7>5$231>a0<^:;?6;<:09'704=92wvqp5fd683>!56:3n<7[=>4;0xH67128q]>9752z&1gd5r}|N050<3s_9;>7=tVe`96~"4=80o;6*<3d8016=z^8986?u+3439661<,:9n6>;<;|&0117}#;<;1h:5+32g97057503-98i7=:2:'702=j2w]?=<53zTgf?4|,:?:6i94$21f>6343t\:?>4={%165?b13-98i7=:3:'702=:2w]>n752zTgf?4|,:?:6i94$21f>6343t.8994:;|~?l4a03:1(>?=:3d;?S56<38p@>?9:0yU61?=:r.9ol4=f99U5=1=:r.89>4>1:&017<692wvqA=>5;3xR66e2;q]ho4={%165?4a02.8?h4<529~ 63328;0qps4i3d7>5<#;881>k:4V237>7}K;8<1=vX=4881!4di38m86X>8681!52;3;:7)=:2;32?x{zD:;>6;>:3d7?!54m39>?6s+346954=zut1d>n=50;&057<5k:10qo7?:180>5<7s-9:>7=?f:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:09'704=92wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 634281/?8<51:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb8394?7=83:p(>?=:23:?M5702e9o>4?:%126?4d;21vn4<50;194?6|,:;96:94H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4i;%166?`4;3xH67128q]=>:52z&1gd<5;01]=5952z&016>7h4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?71=vB<1782S74<38p(?mn:31;?S7??38p(>;<:99'704=02wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 634211/?8<58:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb8494?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a=a<72:0;6=u+30096f4<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<63-9>>7?4}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd>k3:1:7>50z&057<6011C?=64$36;>45P60>09w)=:3;38 635281vqps4ie494?"49;0o:6X<1582I56>3;pZ?:6:3y'6fg=l?1]=5952z&016<63-9>>7?4}|~?lb0290/?<<5d69U742=:rF8=;4>{W07=?4|,;ij6i94V0:4>7}#;<91?6*<5380?x{zD:;>69uY31097~Pcj38p(>;>:e58 65b2:?87pX>3281!529388;6*<3d8016=z,:??6o5rV221>6}Qlk09w)=:1;f4?!54m39>?6sY12196~"4=809?:5+32g970487l4}W136?5|^mh1>v*<508g3>"4;l089>5rV010>7}#;<;1h;5+32g970587<4}W0`=?4|^mh1>v*<508g3>"4;l089>5r$277>0=zut1b>k650;&057<5n11]?<:52zN053<6s_8?577`?3_;3;747<,:?967}#;<;1>k64$21f>6343t.8994>1:~y>o5n=0;6)=>2;0e0>P49=09wA=>6;3xR72>2;q/>no52g68R4>02;q/?8=5109'704=981vqpB<1482S57j38pZil52z&014<5n=1/?>k53418y!52<3;:7psr;n0`7?6=,:;96?m<;:a==<72:0;6=u+300975`<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<63-9>>7?4}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd>13:1=7>50z&057<4901C?=64o3a0>5<#;881>n=4;|`:e?6=;3:1N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;7c=#;<81j6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86k5+3409b>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f<1=8391<7>t$231>21<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016>764}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>47;%166?>4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd>m3:1>7>50z&0575<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{6=4=:183!56:3in7E=?8:k172<72-9:>7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vnl650;494?6|,:;96<67;I13<>"5<10:?6g=3683>!56:388;6X<1582I56>3;pZ?:6:3y'6fg=::=0Z<68:3y'705=92.89?4>;|~y>oc>3:1(>?=:e48R67328qG?<851zT10<<5s-8hm7j9;W3;3?4|,:?86<5+34095>{zut1bh:4?:%126?b03_9:874}Q:=31>v*=c`8g3>P60>09w)=:3;18 6352:1vqpB<1487S57:39pZil52z&0141/?>k53418yS74;38p(>;>:314?!54m39>>6s+3469f>{Q;981?vXkb;0x 6362m=0(>=j:270?xP6;:09w)=:1;f5?!54m39>?6s+34696>{Q:j31>vXkb;0x 6362m=0(>=j:270?x"4==0>7psr;h0e{zuE9:97?tV22a>7}Qlk09w)=:1;0e<>"4;l089>5r$277>470Z>?;:3yO740=9r\9844={%0`e?4a<2\:4:4={%167?763-9>>7?>;|~H67228q]?=l52zTgf?4|,:?:6?h;;%10a?52;2w/?8:5109~yx=h:j91<7*<1381g6==83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86<5+34095>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;74=#;<81=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vnl?50;394?6|,:;96>?6;I13<>i5k:0;6)=>2;0`7>=zjh91<7=50;2x 6752>=0D>>7;h005$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<528e?!52:3l0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3thj87>51083>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?794$271>2=zutw0e?=6:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=?2.89?48;|~y>o5<80;6)=>2;003>N4981]?<:51zN053<6s_;8877263_;3;72=#;<81;6sr}|9j614=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:=;W3;3?4|,:?86:5+34093>{zut1b>9=50;&057<5;>1]?<:51zN053<6s_;8877243_;3;72=#;<81;6sr}|9j612=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i366>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=449U5=1=:r.89>48;%166?14;3xH67128q]=>:52z&1gd<5>7h4}|~?l43?3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9611<^82<6?u+3419b>"4=;0m7psr}:k17d<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31b?S7??38p(>;<:69'704=?2wvqp5f22`94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9i7[?77;0x 634281/?8<51:~yx=n::i1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31`?S7??38p(>;<:09'704=92wvqp5f22f94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9o7[?77;0x 634281/?8<51:~yx=n::o1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31f?S7??38p(>;<:09'704=92wvqp5f22d94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9m7[?77;0x 634281/?8<51:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb`094?5=83:p(>?=:3a1?M5702c9?54?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+34195>"4=;0:7psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a=c<72:0;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?773-9>>7??;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=5119'704=991vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{1;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?8645+3409=>{zut1b>>750;&057<5;>1C?4}K;8<1=vX>3581!4di38856X>8681!52;330(>;=:89~yx{;6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<91]=5952z&016<>3-9>>774}|~?l4393:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9617<^82<6?u+3419=>"4=;027psr}:k107<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:361?S7??38p(>;<:89'704=12wvqp5f25194?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>87[?77;0x 634201/?8<59:~yx=n:=>1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:367?S7??38p(>;<:89'704=12wvqp5f25794?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;5:T2<2<5s-9>?774$271><=zutw0e?:9:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:==0Z<68:3y'705=981/?8<5109~yx{P60>09w)=:3;32?!52:3;:7psr}:k17g<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>l4V0:4>7}#;<91=<5+340954=zutw0e?=l:18'744=::=0D>?>;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817a=Q91=1>v*<52825>"4=;0:=6sr}|9j66c=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i31e>5<#;881>>94V237>4}K;8<1=vX>3581!4di388j6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4}cc:>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~fg7=83<1<7>t$231>4>?3A9;46*=49827>o5;>0;6)=>2;003>P49=0:wA=>6;3xR72>2;q/>no52258R4>02;q/?8=51:&017<63twvq6gk6;29 6752m<0Z>?;:0yO740=9r\9844={%0`e?b13_;3;74=#;<81=6sr}|9j`2<72-9:>7j8;W120?4|D:;=68681!52;390(>;=:29~yxJ49<0?w[=?2;1xRad=:r.89<4k7:&07`<4=:1vZ<=<:3y'707=::=0(>=j:270?x"4==0i7pX<0380Sbe2;q/?8?5d69'76c=;<90q[?<3;0x 6362;9<7)={#;<>1n6sY31097~Pcj38p(>;>:e58 65b2:?87pX>3281!5293n=7)={#;<>1>6sY2b;96~Pcj38p(>;>:e58 65b2:?87p*<5586?x{z3`8m47>5$231>7`?3_9:874}Q:=31>v*=c`81b==Q91=1>v*<52825>"4=;0:=6sr}M121?7|^::i6?uYdc81!52938m46*<3d8016=z,:??6?7?>;%166?763twv@>?::0yU75d=:r\on77`33-98i7=:3:'702=981vqp5`2b194?"49;09o>54}cca>5<4290;w)=>2;13b>N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;74=#;<81=6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86<5+34095>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~fde=83;1<7>t$231>67>3A9;46a=c283>!56:38h?65rb`g94?5=83:p(>?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<5284?!52:3=0qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`bb?6=980;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?1<,:?96:5r}|8m75>290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5284?!52:3=0qpsr;h074?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52528R4>02;q/?8=57:&017<03twvq6g=4083>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:>;W3;3?4|,:?86:5+34093>{zut1b>9<50;&057<5;>1]?<:51zN053<6s_;8877253_;3;72=#;<81;6sr}|9j615=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:<;W3;3?4|,:?86:5+34093>{zut1b>9:50;&057<5;>1C?4}K;8<1=vX>3581!4di38?86X>8681!52;3=0(>;=:69~yx{>6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<<1]=5952z&016<03-9>>794}|~?l43>3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9610<^82<6?u+3419b>"4=;0m7psr}:k102<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>994V0:4>7}#;<91j6*<538e?x{zu2c9?l4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966g<^82<6?u+3419b>"4=;0m7psr}:k17g<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31a?S7??38p(>;<:69'704=?2wvqp5f22a94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9h7[?77;0x 634281/?8<51:~yx=n::n1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31g?S7??38p(>;<:09'704=92wvqp5f22g94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9n7[?77;0x 634281/?8<51:~yx=n::l1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31e?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zjhn1<7=50;2x 6752;i97E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=6*<5382?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wiml4?:283>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7??;%166?773twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=991/?8<5119~yx{P60>09w)=:3;38 635281vqps4}c`1>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~fgg=83<1<7>t$231>4>?3A9;46*=49827>o5;>0;6)=>2;003>P49=0:wA=>6;3xR72>2;q/>no52258R4>02;q/?8=51:&017<63twvq6gk6;29 6752m<0Z>?;:0yO740=9r\9844={%0`e?b13_;3;74=#;<81=6sr}|9j`2<72-9:>7j8;W120?4|D:;=68681!52;390(>;=:29~yxJ49<0?w[=?2;1xRad=:r.89<4k7:&07`<4=:1vZ<=<:3y'707=::=0(>=j:270?x"4==0i7pX<0380Sbe2;q/?8?5d69'76c=;<90q[?<3;0x 6362;9<7)={#;<>1n6sY31097~Pcj38p(>;>:e58 65b2:?87pX>3281!5293n=7)={#;<>1>6sY2b;96~Pcj38p(>;>:e58 65b2:?87p*<5586?x{z3`8m47>5$231>7`?3_9:874}Q:=31>v*=c`81b==Q91=1>v*<52825>"4=;0:=6sr}M121?7|^::i6?uYdc81!52938m46*<3d8016=z,:??6?7?>;%166?763twv@>?::0yU75d=:r\on77`33-98i7=:3:'702=981vqp5`2b194?"49;09o>54}c`7>5<4290;w)=>2;13b>N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;74=#;<81=6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86<5+34095>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~fg3=83;1<7>t$231>67>3A9;46a=c283>!56:38h?65rbc594?5=83:p(>?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<5284?!52:3=0qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`a?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?1<,:?96:5r}|8m75>290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5284?!52:3=0qpsr;h074?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52528R4>02;q/?8=57:&017<03twvq6g=4083>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:>;W3;3?4|,:?86:5+34093>{zut1b>9<50;&057<5;>1]?<:51zN053<6s_;8877253_;3;72=#;<81;6sr}|9j615=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:<;W3;3?4|,:?86:5+34093>{zut1b>9:50;&057<5;>1C?4}K;8<1=vX>3581!4di38?86X>8681!52;3=0(>;=:69~yx{>6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<<1]=5952z&016<03-9>>794}|~?l43>3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=479U5=1=:r.89>4i;%166?`1:T051<6sE9::7?tV017>7}#:jk1>994V0:4>7}#;<91j6*<538e?x{zu2c9?l4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966g<^82<6?u+3419b>"4=;0m7psr}:k17g<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>l4V0:4>7}#;<91j6*<538e?x{zu2c9?n4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;9h7[?77;0x 6342>1/?8<57:~yx=n::n1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31g?S7??38p(>;<:09'704=92wvqp5f22g94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9n7[?77;0x 634281/?8<51:~yx=n::l1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31e?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zjk<1<7=50;2x 6752;i97E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=6*<5382?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2win>4?:283>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7??;%166?773twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=991/?8<5119~yx{P60>09w)=:3;38 635281vqps4}c3b0?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg7fm3:1?7>50z&057<48o1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;a8 6352j1vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{56;294~"49;0:455G31:8 72?2890e?=8:18'744=::=0Z>?;:0yO740=9r\9844={%0`e?44?2\:4:4={%167?7<,:?96<5r}|8ma0=83.8=?4k6:T051<6sE9::7?tV36:>7}#:jk1h;5Y19596~"4=:0:7)=:2;38yx{z3`n<6=4+3009`2=Q;8>1>vB<1782S43138p(?mn:e58R4>02;q/?8=53:&017<43twv@>?::5yU754=;r\on7a1<,:9n6>;<;|T276<5s-9>=7<<7:&07`<4=:1v(>;;:c9~R6652:q]ho4={%165?b03-98i7=:3:U565=:r.89<4=369'76c=;<80q)=:4;`8yS57:39pZil52z&014;=:038yx{K;8?1=vX<0c81Sbe2;q/?8?52g:8 65b2:?87p*<55825>{zu2c9j94?:%126?4a<2\8=94={M122?7|^;>26?u+2bc96c2<^82<6?u+341954=#;<81=<5r}|N050<6s_9;n787?>;|~?j4d;3:1(>?=:3a0?>{e9h<1<7=50;2x 6752::m7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=6*<5382?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=l950;394?6|,:;96>?6;I13<>i5k:0;6)=>2;0`7>=zj8k26=4<:183!56:3=<7E=?8:k17=<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:69'704=?2wvqp5f22;94?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?7h4$271>c=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg7fi3:1=<4?:1y'744=?>1C?=64i31;>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<91;6*<5384?x{zu2c98=4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>;7[?77;0x 6342>1/?8<57:~yx=n:=;1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4392\:4:4={%167?1<,:?96:5r}|8m725290/?<<52258R67328qG?<851zT271<5s-8hm7<;2:T2<2<5s-9>?794$271>2=zutw0e?:<:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?43;2\:4:4={%167?1<,:?96:5r}|8m723290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8101=Q91=1>v*<5284?!52:3=0qpsr;h071?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52578R4>02;q/?8=57:&017<03twvq6g=4783>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:9;W3;3?4|,:?86k5+3409b>{zut1b>9950;&057<5;>1]?<:51zN053<6s_;8877203_;3;7c=#;<81j6sr}|9j66g=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=n;W3;3?4|,:?86k5+3409b>{zut1b>>l50;&057<5;>1C?4}K;8<1=vX>3581!4di388n6X>8681!52;3=0(>;=:69~yx{P60>09w)=:3;58 6352>1vqps4i31g>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=3e9U5=1=:r.89>4i;%166?`4;3xH67128q]=>:52z&1gd<5;l1]=5952z&016<63-9>>7?4}|~?l44n3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3g9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd6ik0;6=0D>>7;h005$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=?2.89?48;|~y>o5<90;6)=>2;003>N4981]?<:51zN053<6s_;8877273_;3;72=#;<81;6sr}|9j617=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i361>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=439U5=1=:r.89>48;%166?14;3xH67128q]=>:52z&1gd<5<:1]=5952z&016<03-9>>794}|~?l43<3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=459U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>9;4V0:4>7}#;<91;6*<5384?x{zu2c98;4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>=7[?77;0x 6342>1/?8<57:~yx=n:==1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43?2\:4:4={%167?`<,:?96k5r}|8m75f290/?<<52258R67328qG?<851zT271<5s-8hm7<?7h4$271>c=zutw0e?=m:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44j2\:4:4={%167?`<,:?96k5r}|8m75d290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817f=Q91=1>v*<5284?!52:3=0qpsr;h00`?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no522f8R4>02;q/?8=57:&017<03twvq6g=3d83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::o0Z<68:3y'705=n2.89?4i;|~y>o5;o0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522d8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9h21<7:50;2x 6752;i97E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=6*<5382?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34195>"4=;0:7psr}:k105<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>9>4V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a5d3=8391<7>t$231>21<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<682.89?4>0:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:028 63528:0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:h=4?:383>5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?7d`83>6<729q/?<<531d8L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<5282?!52:3;0qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`2`<<72?0;6=u+30095=><@::37)<;8;30?l44?3:1(>?=:314?S56<3;p@>?9:0yU61?=:r.9ol4=369U5=1=:r.89>4>;%166?7a0<^82<6?u+34195>"4=;0:7psr}:kg3?6=,:;96i94V237>7}K;8<1=vX=4881!4di3n<7[?77;0x 6342:1/?8<53:~yI56=3>pZ>>=:2yU`g<5s-9>=7j8;%10a?52;2w]=>=52z&014<5;>1/?>k53418y!52<3h0q[=?2;1xRad=:r.89<4k7:&07`<4=:1vZ<=<:3y'707=::=0(>=j:271?x"4==0i7pX<0380Sbe2;q/?8?5d69'76c=;<90q[?<3;0x 6362m<0(>=j:270?x"4==097pX=c881Sbe2;q/?8?5d69'76c=;<90q)=:4;78yx{<^:;?6?uC30495~P5<009w)P60>09w)=:3;32?!52:3;:7psrL236>4}Q;9h1>vXkb;0x 6362;l37)={#;<>1=<5r}|9j6c2=83.8=?4=f59U742=:rF8=;4>{W07=?4|,;ij6?h;;W3;3?4|,:?8647;<;|&011<692wvq6a=c283>!56:38h?65rb0f1>5<4290;w)=>2;13b>N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;74=#;<81=6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86<5+34095>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f4b4290:6=4?{%126?5612B8<55`2b194?"49;09o>54}c3g1?6=;3:1N4811b>>650;&057<5;>1C?4}K;8<1=vX>3581!4di38846X>8681!52;3=0(>;=:69~yx{4;3xH67128q]=>:52z&1gd<5;01]=5952z&016>7h4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?7d783>47=83:p(>?=:658L66?3`8847>5$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=?2.89?48;|~y>o5;00;6)=>2;003>N4981]?<:51zN053<6s_;88775>3_;3;72=#;<81;6sr}|9j616=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i362>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=409U5=1=:r.89>48;%166?14;3xH67128q]=>:52z&1gd<5<;1]=5952z&016<03-9>>794}|~?l43;3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=429U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>9:4V0:4>7}#;<91;6*<5384?x{zu2c9884?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>>7[?77;0x 6342>1/?8<57:~yx=n:=<1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43>2\:4:4={%167?`<,:?96k5r}|8m720290/?<<52258R67328qG?<851zT271<5s-8hm7<;7:T2<2<5s-9>?7h4$271>c=zutw0e?=n:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44i2\:4:4={%167?`<,:?96k5r}|8m75e290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817g=Q91=1>v*<5284?!52:3=0qpsr;h00g?6=,:;96?=8;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=::n0Z<68:3y'705=n2.89?4i;|~y>o5;l0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522g8R4>02;q/?8=51:&017<63twvq6g=3g83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::l0Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm1e594?76290;w)=>2;54?M5702c9?54?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+34193>"4=;0<7psr}:k17<<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:69'704=?2wvqp5f25294?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;0:T2<2<5s-9>?794$271>2=zutw0e?:>:18'744=::=0D>?>;W120?7|D:;=67>5$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=80Z<68:3y'705=?2.89?48;|~y>o5<:0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52518R4>02;q/?8=57:&017<03twvq6g=4583>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=>0Z<68:3y'705=?2.89?48;|~y>o5<<0;6)=>2;003>N4981]?<:51zN053<6s_;8877223_;3;72=#;<81;6sr}|9j610=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i364>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=469U5=1=:r.89>4i;%166?`4;3xH67128q]=>:52z&1gd<5;h1]=5952z&016>7h4}|~?l44j3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3c9U5=1=:r.89>4i;%166?`1:T051<6sE9::7?tV017>7}#:jk1>>m4V0:4>7}#;<91;6*<5384?x{zu2c9?i4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;9o7[?77;0x 6342>1/?8<57:~yx=n::o1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31f?S7??38p(>;<:g9'704=n2wvqp5f22d94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9m7[?77;0x 634281/?8<51:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb0f7>5<3290;w)=>2;0`6>N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;74=#;<81=6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86<5+34095>{zut1b>9>50;&057<5;>1]?<:51zN053<6s_;8877273_;3;74=#;<81=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn:180>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=5119'704=991vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3;;7)=:2;33?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a5ad=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9l?1<7=50;2x 6752::m7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=6*<5382?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+3419g>"4=;0h7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=h:50;494?6|,:;96<67;I13<>"5<10:?6g=3683>!56:388;6X<1582I56>3;pZ?:6:3y'6fg=::=0Z<68:3y'705=92.89?4>;|~y>oc>3:1(>?=:e48R67328qG?<851zT10<<5s-8hm7j9;W3;3?4|,:?86<5+34095>{zut1bh:4?:%126?b03_9:874}Q:=31>v*=c`8g3>P60>09w)=:3;18 6352:1vqpB<1487S57:39pZil52z&0141/?>k53418yS74;38p(>;>:314?!54m39>>6s+3469f>{Q;981?vXkb;0x 6362m=0(>=j:270?xP6;:09w)=:1;f5?!54m39>?6s+34696>{Q:j31>vXkb;0x 6362m=0(>=j:270?x"4==0>7psr;h0e{zuE9:97?tV22a>7}Qlk09w)=:1;0e<>"4;l089>5r$277>470Z>?;:3yO740=9r\9844={%0`e?4a<2\:4:4={%167?763-9>>7?>;|~H67228q]?=l52zTgf?4|,:?:6?h;;%10a?52;2w/?8:5109~yx=h:j91<7*<1381g6=53;294~"49;08?7?4$271>4=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?ke;295?6=8r.8=?4<189K75>5}#;881;:5G31:8m75?290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<5284?!52:3=0qpsr;h00=?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=5f:&017!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9l;1<7?>:183!56:3=<7E=?8:k17=<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:69'704=?2wvqp5f22;94?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?794$271>2=zutw0e?:?:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=;0Z<68:3y'705=?2.89?48;|~y>o5<;0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52508R4>02;q/?8=57:&017<03twvq6g=4283>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=90Z<68:3y'705=?2.89?48;|~y>o5<=0;6)=>2;003>N4981]?<:51zN053<6s_;8877233_;3;72=#;<81;6sr}|9j613=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i365>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=479U5=1=:r.89>4i;%166?`4;3xH67128q]=>:52z&1gd<5<>1]=5952z&016>7h4}|~?l44i3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3`9U5=1=:r.89>4i;%166?`1:T051<6sE9::7?tV017>7}#:jk1>>l4V0:4>7}#;<91;6*<5384?x{zu2c9?n4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966e<^82<6?u+34193>"4=;0<7psr}:k17a<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31g?S7??38p(>;<:g9'704=n2wvqp5f22g94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9n7[?77;0x 634281/?8<51:~yx=n::l1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31e?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8o96=4>1;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86:5+34093>{zut1b>>750;&057<5;>1C?4}K;8<1=vX>3581!4di38856X>8681!52;3=0(>;=:69~yx{;6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<91]=5952z&016<03-9>>794}|~?l4393:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9617<^82<6?u+34193>"4=;0<7psr}:k107<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:361?S7??38p(>;<:69'704=?2wvqp5f25194?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>87[?77;0x 6342>1/?8<57:~yx=n:=>1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:367?S7??38p(>;<:69'704=?2wvqp5f25794?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;5:T2<2<5s-9>?794$271>2=zutw0e?:9:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:==0Z<68:3y'705=n2.89?4i;|~y>o5;h0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522c8R4>02;q/?8=5f:&017!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::h0Z<68:3y'705=n2.89?4i;|~y>o5;j0;6)=>2;003>N4981]?<:51zN053<6s_;88775d3_;3;72=#;<81;6sr}|9j66b=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i31f>5<#;881>>94V237>4}K;8<1=vX>3581!4di388i6X>8681!52;3l0(>;=:g9~yx{P60>09w)=:3;38 635281vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{54;294~"49;09o?5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7?4$271>4=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?7<,:?96<5r}|8m727290/?<<52258R67328qG?<851zT271<5s-8hm7<;0:T2<2<5s-9>?7?4$271>4=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg7ck3:1?7>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 63428:0(>;=:028yx{z3`8857>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<52824>"4=;0:<6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn??n:181>5<7s-9:>7mj;I13<>o5;>0;6)=>2;003>=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb301>5<1290;w)=>2;3;<>N4811/>965129j661=83.8=?4=369U742=9rF8=;4>{W07=?4|,;ij6?=8;W3;3?4|,:?86<5+34095>{zut1bh;4?:%126?b13_9:87?tL235>4}Q:=31>v*=c`8g2>P60>09w)=:3;38 635281vqps4ie594?"49;0o;6X<1581I56>3;pZ?:6:3y'6fg=l>1]=5952z&016<43-9>>7=4}|O743=7}#;<;1h:5+32g97057503-98i7=:3:'702=j2w]?=<53zTgf?4|,:?:6i94$21f>6343t\:?>4={%165?44?2.8?h4<539~ 6332k1vZ>>=:2yU`g<5s-9>=7j8;%10a?52;2w]=>=52z&0142.8?h4<529~ 6332;1vZ?m6:3yU`g<5s-9>=7j8;%10a?52;2w/?8:55:~y>o5n10;6)=>2;0e<>P49=09wA=>6;3xR72>2;q/>no52g:8R4>02;q/?8=5109'704=981vqpB<1482S57j38pZil52z&014<5n11/?>k53418y!52<3;:7psr;h0e0?6=,:;96?h;;W120?4|D:;=6{zuE9:97?tV22a>7}Qlk09w)=:1;0e0>"4;l089>5r$277>476<729q/?<<531d8L66?3`8847>5$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e:8n1<7?50;2x 6752:;27E=?8:m1g6<72-9:>7!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=?2.89?48;|~y>o5;00;6)=>2;003>N4981]?<:51zN053<6s_;88775>3_;3;7c=#;<81j6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn?5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=57:&017<03twvq6g=3883>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86:5+34093>{zut1b>9>50;&057<5;>1C?4}K;8<1=vX>3581!4di38?<6X>8681!52;3=0(>;=:69~yx{:6=4+3009661<^:;?6P60>09w)=:3;d8 6352o1vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{53;294~"49;09o?5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7?4$271>4=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo<>b;297?6=8r.8=?487:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:028 63528:0qpsr;h00=?6=,:;96?=8;W120?7|D:;=6{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f4ga29096=4?{%126?eb3A9;46g=3683>!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8h26=4<:183!56:39;j6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86<5+34095>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;7f=#;<81o6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn5<7s-9:>7?78:J04==#:=21=>5f22594?"49;09?:5Y30695~J49?0:w[<;9;0x 7ef2;9<7[?77;0x 634281/?8<51:~yx=nl?0;6)=>2;f5?S56<3;p@>?9:0yU61?=:r.9ol4k6:T2<2<5s-9>?7?4$271>4=zutw0ei950;&05726?u+2bc9`2=Q91=1>v*<5280?!52:390qpsC30790~P48;08w[jm:3y'707=l>1/?>k53418yS74;38p(>;>:314?!54m39>?6s+3469f>{Q;981?vXkb;0x 6362m=0(>=j:270?xP6;:09w)=:1;003>"4;l089?5r$277>g=z^::96>uYdc81!5293n<7)={Q9:91>v*<508g2>"4;l089>5r$277>7=z^;i26?uYdc81!5293n<7)={#;<>196sr}:k1b=<72-9:>77}#:jk1>k64V0:4>7}#;<91=<5+340954=zutF8=84>{W13f?4|^mh1>v*<5081b==#;:o1?8=4}%160?763twv7d4;0xH67128q]>9752z&1gd<5n=1]=5952z&016<692.89?4>1:~yI56=3;pZ>>m:3yU`g<5s-9>=7;;:038yx{5}#;881?=h4H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?7b383>4<729q/?<<530;8L66?3f8h?7>5$231>7e432wi=o:50;194?6|,:;96:94H22;?l4403:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+34193>"4=;0<7psr}:k17<<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:g9'704=n2wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8h>6=4>1;294~"49;0<;6F<099j66>=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i31:>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>9>4V0:4>7}#;<91;6*<5384?x{zu2c98<4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>:7[?77;0x 6342>1/?8<57:~yx=n:=81<7*<138172=Q;8>1=vB<1782S74<38p(?mn:361?S7??38p(>;<:69'704=?2wvqp5f25194?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>87[?77;0x 6342>1/?8<57:~yx=n:=>1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43<2\:4:4={%167?1<,:?96:5r}|8m722290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8100=Q91=1>v*<5284?!52:3=0qpsr;h072?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52548R4>02;q/?8=5f:&017!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:==0Z<68:3y'705=n2.89?4i;|~y>o5;h0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522c8R4>02;q/?8=5f:&017!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?=m;W3;3?4|,:?86:5+34093>{zut1b>>m50;&057<5;>1]?<:51zN053<6s_;88775d3_;3;72=#;<81;6sr}|9j66b=83.8=?4=369K747<^:;?6P60>09w)=:3;d8 6352o1vqps4i31f>5<#;881>>94V237>4}K;8<1=vX>3581!4di388i6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{51083>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?794$271>2=zutw0e?=6:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=?2.89?48;|~y>o5<80;6)=>2;003>N4981]?<:51zN053<6s_;8877263_;3;72=#;<81;6sr}|9j614=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i360>5<#;881>>94V237>4}K;8<1=vX>3581!4di38??6X>8681!52;3=0(>;=:69~yx{?6=4+3009661<^:;?6P60>09w)=:3;58 6352>1vqps4i366>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=449U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>984V0:4>7}#;<91;6*<5384?x{zu2c98:4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;><7[?77;0x 6342o1/?8<5f:~yx=n::k1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31b?S7??38p(>;<:g9'704=n2wvqp5f22`94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9i7[?77;0x 6342o1/?8<5f:~yx=n::i1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?44k2\:4:4={%167?1<,:?96:5r}|8m75c290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817a=Q91=1>v*<5284?!52:3=0qpsr;h00a?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817c=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:n>4?:583>5}#;881>n<4H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?l4383:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=419U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd6j90;6>4?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;3;;7)=:2;33?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+341955=#;<81==5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?ma;296?6=8r.8=?4le:J04==n::=1<7*<138172=P60>09w)=:3;38 635281vqps4}c3`0?6=;3:1?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?7<,:?96<5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?7m4$271>f=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg7d;3:1:7>50z&057<6011C?=64$36;>45P60>09w)=:3;38 635281vqps4ie494?"49;0o:6X<1582I56>3;pZ?:6:3y'6fg=l?1]=5952z&016<63-9>>7?4}|~?lb0290/?<<5d69U742=:rF8=;4>{W07=?4|,;ij6i94V0:4>7}#;<91?6*<5380?x{zD:;>69uY31097~Pcj38p(>;>:e58 65b2:?87pX>3281!529388;6*<3d8016=z,:??6o5rV221>6}Qlk09w)=:1;f4?!54m39>?6sY12196~"4=809?:5+32g970487l4}W136?5|^mh1>v*<508g3>"4;l089>5rV010>7}#;<;1h;5+32g970587<4}W0`=?4|^mh1>v*<508g3>"4;l089>5r$277>0=zut1b>k650;&057<5n11]?<:52zN053<6s_8?577`?3_;3;747<,:?967}#;<;1>k64$21f>6343t.8994>1:~y>o5n=0;6)=>2;0e0>P49=09wA=>6;3xR72>2;q/>no52g68R4>02;q/?8=5109'704=981vqpB<1482S57j38pZil52z&014<5n=1/?>k53418y!52<3;:7psr;n0`7?6=,:;96?m<;:a5ge=8391<7>t$231>66a3A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9kn1<7?50;2x 6752:;27E=?8:m1g6<72-9:>7!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86:5+34093>{zut1b>>750;&057<5;>1C?4}K;8<1=vX>3581!4di38856X>8681!52;3l0(>;=:g9~yx{P60>09w)=:3;38 635281vqps4}c3`4?6=980;6=u+300932=O;920e?=7:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=?2.89?48;|~y>o5<90;6)=>2;003>N4981]?<:51zN053<6s_;8877273_;3;72=#;<81;6sr}|9j617=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i361>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?>6X>8681!52;3=0(>;=:69~yx{86=4+3009661<^:;?6P60>09w)=:3;58 6352>1vqps4i367>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=459U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>9;4V0:4>7}#;<91;6*<5384?x{zu2c98;4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>=7[?77;0x 6342o1/?8<5f:~yx=n:==1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:364?S7??38p(>;<:g9'704=n2wvqp5f22c94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9j7[?77;0x 6342o1/?8<5f:~yx=n::h1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?44j2\:4:4={%167?1<,:?96:5r}|8m75d290/?<<52258R67328qG?<851zT271<5s-8hm7<?794$271>2=zutw0e?=k:18'744=::=0D>?>;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817`=Q91=1>v*<5282?!52:3;0qpsr;h00b?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`2g4<728;1<7>t$231>21<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<03-9>>794}|~?l4413:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34193>"4=;0<7psr}:k105<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:363?S7??38p(>;<:69'704=?2wvqp5f25394?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;1:T2<2<5s-9>?794$271>2=zutw0e?:=:18'744=::=0D>?>;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`8106=Q91=1>v*<5284?!52:3=0qpsr;h070?6=,:;96?=8;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=?0Z<68:3y'705=?2.89?48;|~y>o52;003>N4981]?<:51zN053<6s_;8877213_;3;72=#;<81;6sr}|9j611=83.8=?4=369K747<^:;?6P60>09w)=:3;d8 6352o1vqps4i31b>5<#;881>>94V237>4}K;8<1=vX>3581!4di388m6X>8681!52;3l0(>;=:g9~yx{P60>09w)=:3;d8 6352o1vqps4i31`>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=3b9U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>>j4V0:4>7}#;<91;6*<5384?x{zu2c9?h4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966c<^82<6?u+3419b>"4=;0m7psr}:k17c<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>h4V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a5gc=83>1<7>t$231>7e53A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6g=4183>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm1c`94?5=83:p(>?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<52824>"4=;0:<6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86<>4$271>464;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd6k<0;6?4?:1y'744=kl1C?=64i314>5<#;881>>94;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:ok4?:283>5}#;881?=h4H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016>7m4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?7cd83>3<729q/?<<519:8L66?3-8?47?<;h003?6=,:;96?=8;W120?7|D:;=61=vB<1782S43138p(?mn:e48R4>02;q/?8=51:&017<63twvq6gk7;29 6752m=0Z>?;:3yO740=9r\9844={%0`e?b03_;3;76=#;<81?6sr}M121?2|^::96>uYdc81!5293n<7)={Q9:91>v*<508172=#;:o1?8=4}%160?d7=tVe`96~"4=80o;6*<3d8016=z^8986?u+3439661<,:9n6>;=;|&0117}#;<;1h:5+32g9705a0<,:9n6>;<;|&011<53t\9o44={Wfa>7}#;<;1h:5+32g970587;4}|8m7`?290/?<<52g:8R6732;qG?<851zT10<<5s-8hm7?7?>;%166?763twv@>?::0yU75d=:r\on77`?3-98i7=:3:'702=981vqp5f2g694?"49;09j95Y30696~J49?0:w[<;9;0x 7ef2;l?7[?77;0x 63428;0(>;=:038yx{K;8?1=vX<0c81Sbe2;q/?8?52g68 65b2:?87p*<55825>{zu2e9o>4?:%126?4d;21vn5<7s-9:>7=?f:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:09'704=92wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 634281/?8<51:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb0a;>5<6290;w)=>2;12=>N4811d>n=50;&057<5k:10qo?la;297?6=8r.8=?487:J04==n::21<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?1<,:?96:5r}|8m75>290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<528e?!52:3l0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:oo4?:0394?6|,:;96:94H22;?l4403:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+34193>"4=;0<7psr}:k17<<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:69'704=?2wvqp5f25294?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;0:T2<2<5s-9>?794$271>2=zutw0e?:>:18'744=::=0D>?>;W120?7|D:;=67>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`8107=Q91=1>v*<5284?!52:3=0qpsr;h077?6=,:;96?=8;W120?7|D:;=65Y19596~"4=:0<7)=:2;58yx{z3`8?87>5$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=>0Z<68:3y'705=?2.89?48;|~y>o5<<0;6)=>2;003>N4981]?<:51zN053<6s_;8877223_;3;72=#;<81;6sr}|9j610=83.8=?4=369K747<^:;?6P60>09w)=:3;d8 6352o1vqps4i364>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?;6X>8681!52;3l0(>;=:g9~yx{P60>09w)=:3;d8 6352o1vqps4i31a>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=3c9U5=1=:r.89>48;%166?14;3xH67128q]=>:52z&1gd<5;j1]=5952z&016<03-9>>794}|~?l44l3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc966b<^82<6?u+3419b>"4=;0m7psr}:k17`<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>k4V0:4>7}#;<91=6*<5382?x{zu2c9?k4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966`<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=nm50;32>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=57:&017<03twvq6g=3883>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86:5+34093>{zut1b>9>50;&057<5;>1C?4}K;8<1=vX>3581!4di38?<6X>8681!52;3=0(>;=:69~yx{:6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<81]=5952z&016<03-9>>794}|~?l43:3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9614<^82<6?u+34193>"4=;0<7psr}:k106<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>9=4V0:4>7}#;<91;6*<5384?x{zu2c9894?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9612<^82<6?u+34193>"4=;0<7psr}:k100<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:366?S7??38p(>;<:69'704=?2wvqp5f25494?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;6:T2<2<5s-9>?794$271>2=zutw0e?:8:18'744=::=0D>?>;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817d=Q91=1>v*<528e?!52:3l0qpsr;h00f?6=,:;96?=8;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=::i0Z<68:3y'705=?2.89?48;|~y>o5;m0;6)=>2;003>N4981]?<:51zN053<6s_;88775c3_;3;72=#;<81;6sr}|9j66c=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=j;W3;3?4|,:?86k5+3409b>{zut1b>>h50;&057<5;>1]?<:51zN053<6s_;88775a3_;3;74=#;<81=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn5<7s-9:>71=vB<1782S74<38p(?mn:31;?S7??38p(>;<:09'704=92wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 634281/?8<51:~yx=n:=:1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:363?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8i=6=4<:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91==5+340955=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?773-9>>7??;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm1d494?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a5`b=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9o>1<7=50;2x 6752::m7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=6*<5382?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+3419g>"4=;0h7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=k=50;494?6|,:;96<67;I13<>"5<10:?6g=3683>!56:388;6X<1582I56>3;pZ?:6:3y'6fg=::=0Z<68:3y'705=92.89?4>;|~y>oc>3:1(>?=:e48R67328qG?<851zT10<<5s-8hm7j9;W3;3?4|,:?86<5+34095>{zut1bh:4?:%126?b03_9:874}Q:=31>v*=c`8g3>P60>09w)=:3;18 6352:1vqpB<1487S57:39pZil52z&0141/?>k53418yS74;38p(>;>:314?!54m39>>6s+3469f>{Q;981?vXkb;0x 6362m=0(>=j:270?xP6;:09w)=:1;f5?!54m39>?6s+34696>{Q:j31>vXkb;0x 6362m=0(>=j:270?x"4==0>7psr;h0e{zuE9:97?tV22a>7}Qlk09w)=:1;0e<>"4;l089>5r$277>470Z>?;:3yO740=9r\9844={%0`e?4a<2\:4:4={%167?763-9>>7?>;|~H67228q]?=l52zTgf?4|,:?:6?h;;%10a?52;2w/?8:5109~yx=h:j91<7*<1381g6=53;294~"49;08?7?4$271>4=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?j9;295?6=8r.8=?4<189K75>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7?4$271>4=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?jc;297?6=8r.8=?487:J04==n::21<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?1<,:?96:5r}|8m75>290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<528e?!52:3l0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:il4?:283>5}#;881>n<4H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?7e683>6<729q/?<<5769K75>P60>09w)=:3;33?!52:3;;7psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<91==5+340955=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg7bm3:1=<4?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;330(>;=:89~yx{P60>09w)=:3;;8 635201vqps4i363>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=419U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9?4V0:4>7}#;<9156*<538:?x{zu2c98?4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>97[?77;0x 634201/?8<59:~yx=n:=91<7*<138172=Q;8>1=vB<1782S74<38p(?mn:360?S7??38p(>;<:89'704=12wvqp5f25694?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;4:T2<2<5s-9>?774$271><=zutw0e?:::18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?43=2\:4:4={%167??<,:?9645r}|8m721290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8103=Q91=1>v*<52825>"4=;0:=6sr}|9j611=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:8;W3;3?4|,:?86474;3xH67128q]=>:52z&1gd<5;h1]=5952z&016<692.89?4>1:~yx=n::h1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31a?S7??38p(>;<:09'704=92wvqp5f22a94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9h7[?77;0x 634281/?8<51:~yx=n::n1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31g?S7??38p(>;<:09'704=92wvqp5f22g94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9n7[?77;0x 634281/?8<51:~yx=n::l1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31e?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8om6=4>1;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?8645+3409=>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;7<=#;<8156sr}|9j616=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i362>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=409U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9<4V0:4>7}#;<9156*<538:?x{zu2c98>4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>87[?77;0x 634201/?8<59:~yx=n:=>1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43<2\:4:4={%167??<,:?9645r}|8m722290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8100=Q91=1>v*<528:?!52:330qpsr;h072?6=,:;96?=8;W120?7|D:;=6{zut1b>9950;&057<5;>1C?4}K;8<1=vX>3581!4di38?;6X>8681!52;3;:7)=:2;32?x{zu2c9?l4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966g<^82<6?u+341954=#;<81=<5r}|8m75e290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=l:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44k2\:4:4={%167?7<,:?96<5r}|8m75c290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=j:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44m2\:4:4={%167?7<,:?96<5r}|8m75a290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg7a83:1=<4?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;330(>;=:89~yx{P60>09w)=:3;;8 635201vqps4i363>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=419U5=1=:r.89>46;%166??4;3xH67128q]=>:52z&1gd<5<81]=5952z&016<>3-9>>774}|~?l43:3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=439U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9=4V0:4>7}#;<9156*<538:?x{zu2c9894?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>?7[?77;0x 634201/?8<59:~yx=n:=?1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43=2\:4:4={%167??<,:?9645r}|8m721290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8103=Q91=1>v*<528:?!52:330qpsr;h073?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52558R4>02;q/?8=5109'704=981vqps4i31b>5<#;881>>94V237>4}K;8<1=vX>3581!4di388m6X>8681!52;3;:7)=:2;32?x{zu2c9?o4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966d<^82<6?u+341954=#;<81=<5r}|8m75d290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=k:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44l2\:4:4={%167?7<,:?96<5r}|8m75b290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=i:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44n2\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?i1;290?6=8r.8=?4=c39K75>P60>09w)=:3;38 635281vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3;0(>;=:09~yx{;6=4+3009661<^:;?6P60>09w)=:3;38 635281vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{52;294~"49;0hi6F<099j661=83.8=?4=3698k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?id;296?6=8r.8=?4le:J04==n::=1<7*<138172=P60>09w)=:3;38 635281vqps4}c037?6=;3:1?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?7<,:?96<5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?7m4$271>f=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg47:3:1:7>50z&057<6011C?=64$36;>45P60>09w)=:3;38 635281vqps4ie494?"49;0o:6X<1582I56>3;pZ?:6:3y'6fg=l?1]=5952z&016<63-9>>7?4}|~?lb0290/?<<5d69U742=:rF8=;4>{W07=?4|,;ij6i94V0:4>7}#;<91?6*<5380?x{zD:;>69uY31097~Pcj38p(>;>:e58 65b2:?87pX>3281!529388;6*<3d8016=z,:??6o5rV221>6}Qlk09w)=:1;f4?!54m39>?6sY12196~"4=809?:5+32g970487l4}W136?5|^mh1>v*<508g3>"4;l089>5rV010>7}#;<;1h;5+32g970587<4}W0`=?4|^mh1>v*<508g3>"4;l089>5r$277>0=zut1b>k650;&057<5n11]?<:52zN053<6s_8?577`?3_;3;747<,:?967}#;<;1>k64$21f>6343t.8994>1:~y>o5n=0;6)=>2;0e0>P49=09wA=>6;3xR72>2;q/>no52g68R4>02;q/?8=5109'704=981vqpB<1482S57j38pZil52z&014<5n=1/?>k53418y!52<3;:7psr;n0`7?6=,:;96?m<;:a5c1=8391<7>t$231>66a3A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9o21<7?50;2x 6752:;27E=?8:m1g6<72-9:>7!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9oh1<7=50;2x 6752>=0D>>7;h00P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=57:&017<03twvq6g=3883>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86k5+3409b>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f4`d290:=7>50z&057<0?2B8<55f22:94?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?794$271>2=zutw0e?=6:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=?2.89?48;|~y>o5<80;6)=>2;003>N4981]?<:51zN053<6s_;8877263_;3;72=#;<81;6sr}|9j614=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:=;W3;3?4|,:?86:5+34093>{zut1b>9=50;&057<5;>1]?<:51zN053<6s_;8877243_;3;72=#;<81;6sr}|9j612=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i366>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=449U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>984V0:4>7}#;<91j6*<538e?x{zu2c98:4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9611<^82<6?u+3419b>"4=;0m7psr}:k17d<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>o4V0:4>7}#;<91j6*<538e?x{zu2c9?o4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;9i7[?77;0x 6342>1/?8<57:~yx=n::i1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?44k2\:4:4={%167?`<,:?96k5r}|8m75c290/?<<52258R67328qG?<851zT271<5s-8hm7<?794$271>2=zutw0e?=j:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44m2\:4:4={%167?7<,:?96<5r}|8m75a290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg7a13:187>50z&057<5k;1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i363>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?<6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4}c3e2?6=;3:1N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;746<,:?96<>4}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>4>0:&017<682wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8ln6=4>1;294~"49;0<;6F<099j66>=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i31:>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9>4V0:4>7}#;<9156*<538:?x{zu2c98<4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>:7[?77;0x 634201/?8<59:~yx=n:=81<7*<138172=Q;8>1=vB<1782S74<38p(?mn:361?S7??38p(>;<:89'704=12wvqp5f25194?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>87[?77;0x 634201/?8<59:~yx=n:=>1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43<2\:4:4={%167??<,:?9645r}|8m722290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8100=Q91=1>v*<528:?!52:330qpsr;h072?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52548R4>02;q/?8=5109'704=981vqps4i364>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?;6X>8681!52;3;:7)=:2;32?x{zu2c9?l4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966g<^82<6?u+341954=#;<81=<5r}|8m75e290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817g=Q91=1>v*<528:?!52:330qpsr;h00g?6=,:;96?=8;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=::n0Z<68:3y'705=981/?8<5109~yx{P60>09w)=:3;38 635281vqps4i31e>5<#;881>>94V237>4}K;8<1=vX>3581!4di388j6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4}c3eb?6=980;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167??<,:?9645r}|8m75>290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<528:?!52:330qpsr;h074?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52528R4>02;q/?8=59:&017<>3twvq6g=4083>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:>;W3;3?4|,:?8645+3409=>{zut1b>9<50;&057<5;>1C?4}K;8<1=vX>3581!4di38?>6X>8681!52;330(>;=:89~yx{86=4+3009661<^:;?6P60>09w)=:3;;8 635201vqps4i367>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?86X>8681!52;330(>;=:89~yx{>6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<<1]=5952z&016<>3-9>>774}|~?l43>3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9610<^82<6?u+3419=>"4=;027psr}:k102<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:364?S7??38p(>;<:038 63528;0qpsr;h00e?6=,:;96?=8;W120?7|D:;=6{zut1b>>l50;&057<5;>1]?<:51zN053<6s_;88775e3_;3;747<,:?96?=:314?M5692\8=94>{M122?7|^89?6?u+2bc966e<^82<6?u+3419=>"4=;027psr}:k17a<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31g?S7??38p(>;<:89'704=12wvqp5f22g94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9n7[?77;0x 63428;0(>;=:038yx{z3`88j7>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817c=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th9<=4?:283>5}#;881>n<4H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?77<729q/?<<5cd9K75>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`044<72?0;6=u+30095=><@::37)<;8;30?l44?3:1(>?=:314?S56<3;p@>?9:0yU61?=:r.9ol4=369U5=1=:r.89>4>;%166?7a0<^82<6?u+34195>"4=;0:7psr}:kg3?6=,:;96i94V237>7}K;8<1=vX=4881!4di3n<7[?77;0x 6342:1/?8<53:~yI56=3>pZ>>=:2yU`g<5s-9>=7j8;%10a?52;2w]=>=52z&014<5;>1/?>k53418y!52<3h0q[=?2;1xRad=:r.89<4k7:&07`<4=:1vZ<=<:3y'707=::=0(>=j:271?x"4==0i7pX<0380Sbe2;q/?8?5d69'76c=;<90q[?<3;0x 6362m<0(>=j:270?x"4==097pX=c881Sbe2;q/?8?5d69'76c=;<90q)=:4;78yx{<^:;?6?uC30495~P5<009w)P60>09w)=:3;32?!52:3;:7psrL236>4}Q;9h1>vXkb;0x 6362;l37)={#;<>1=<5r}|9j6c2=83.8=?4=f59U742=:rF8=;4>{W07=?4|,;ij6?h;;W3;3?4|,:?8647;<;|&011<692wvq6a=c283>!56:38h?65rb3da>5<4290;w)=>2;13b>N4811b>>650;&057<5;>1C?4}K;8<1=vX>3581!4di38846X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{51;294~"49;08=45G31:8k7e4290/?<<52b18?xd5nl0;6>4?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;3=0(>;=:69~yx{4;3xH67128q]=>:52z&1gd<5;01]=5952z&016>7h4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?747=83:p(>?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<5284?!52:3=0qpsr;h00=?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=57:&017<03twvq6g=4183>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:?;W3;3?4|,:?86:5+34093>{zut1b>9?50;&057<5;>1C?4}K;8<1=vX>3581!4di38?=6X>8681!52;3=0(>;=:69~yx{96=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<;1]=5952z&016<03-9>>794}|~?l43;3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=429U5=1=:r.89>48;%166?14;3xH67128q]=>:52z&1gd<5<=1]=5952z&016<03-9>>794}|~?l43=3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9613<^82<6?u+34193>"4=;0<7psr}:k103<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:365?S7??38p(>;<:69'704=?2wvqp5f25594?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;7:T2<2<5s-9>?7h4$271>c=zutw0e?=n:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44i2\:4:4={%167?`<,:?96k5r}|8m75e290/?<<52258R67328qG?<851zT271<5s-8hm7<?7h4$271>c=zutw0e?=l:18'744=::=0D>?>;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817a=Q91=1>v*<5282?!52:3;0qpsr;h00a?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817c=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th9ji4?:283>5}#;881>n<4H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?76<729q/?<<5769K75>P60>09w)=:3;33?!52:3;;7psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<91==5+340955=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg54:3:1>7>50z&0575<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{52;294~"49;0hi6F<099j661=83.8=?4=3698k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo=899K75><,;>36<=4i314>5<#;881>>94V237>4}K;8<1=vX=4881!4di388;6X>8681!52;3;0(>;=:09~yx{P49=0:wA=>6;3xR72>2;q/>no5d79U5=1=:r.89>4>;%166?71]?<:52zN053<6s_8?57a1<^82<6?u+34197>"4=;087psrL236>1}Q;981?vXkb;0x 6362m=0(>=j:270?xP6;:09w)=:1;003>"4;l089>5r$277>g=z^::96>uYdc81!5293n<7)={Q9:91>v*<508172=#;:o1?8<4}%160?d7=tVe`96~"4=80o;6*<3d8016=z^8986?u+3439`3=#;:o1?8=4}%160?4=83.8=?4=f99U742=:rF8=;4>{W07=?4|,;ij6?h7;W3;3?4|,:?8647<,:9n6>;<;|&011<692wvq6g=f583>!56:38m86X<1581I56>3;pZ?:6:3y'6fg=:o>0Z<68:3y'705=981/?8<5109~yxJ49<0:w[=?b;0xRad=:r.89<4=f59'76c=;<90q)=:4;32?x{z3f8h?7>5$231>7e432wi?>:50;194?6|,:;96>>i;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=51:&017<63twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm32794?7=83:p(>?=:23:?M5702e9o>4?:%126?4d;21vn>=8:1825?6=8r.8=?487:J04==n::21<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?`<,:?96k5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?794$271>2=zutw0e?:?:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4382\:4:4={%167?1<,:?96:5r}|8m726290/?<<52258R67328qG?<851zT271<5s-8hm7<;1:T2<2<5s-9>?794$271>2=zutw0e?:=:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?43:2\:4:4={%167?1<,:?96:5r}|8m724290/?<<52258R67328qG?<851zT271<5s-8hm7<;3:T2<2<5s-9>?794$271>2=zutw0e?:;:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=?0Z<68:3y'705=?2.89?48;|~y>o52;003>N4981]?<:51zN053<6s_;8877213_;3;72=#;<81;6sr}|9j611=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i31b>5<#;881>>94V237>4}K;8<1=vX>3581!4di388m6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i31`>5<#;881>>94V237>4}K;8<1=vX>3581!4di388o6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i31f>5<#;881>>94V237>4}K;8<1=vX>3581!4di388i6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{51083>5}#;881;:5G31:8m75?290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<528e?!52:3l0qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`8105=Q91=1>v*<5284?!52:3=0qpsr;h075?6=,:;96?=8;W120?7|D:;=67>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`8107=Q91=1>v*<5284?!52:3=0qpsr;h077?6=,:;96?=8;W120?7|D:;=65Y19596~"4=:0<7)=:2;58yx{z3`8?87>5$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=>0Z<68:3y'705=?2.89?48;|~y>o5<<0;6)=>2;003>N4981]?<:51zN053<6s_;8877223_;3;72=#;<81;6sr}|9j610=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i364>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=469U5=1=:r.89>48;%166?14;3xH67128q]=>:52z&1gd<5;h1]=5952z&016<63-9>>7?4}|~?l44j3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3c9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;j1]=5952z&016<63-9>>7?4}|~?l44l3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3e9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;l1]=5952z&016<63-9>>7?4}|~?l44n3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3g9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd4;00;6=0D>>7;h00P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=5f:&017!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=?2.89?48;|~y>o5<90;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52528R4>02;q/?8=57:&017<03twvq6g=4083>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=;0Z<68:3y'705=?2.89?48;|~y>o5<;0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52508R4>02;q/?8=57:&017<03twvq6g=4283>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=90Z<68:3y'705=?2.89?48;|~y>o5<=0;6)=>2;003>N4981]?<:51zN053<6s_;8877233_;3;72=#;<81;6sr}|9j613=83.8=?4=369K747<^:;?6P60>09w)=:3;58 6352>1vqps4i365>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=479U5=1=:r.89>48;%166?11:T051<6sE9::7?tV017>7}#:jk1>994V0:4>7}#;<91;6*<5384?x{zu2c9?l4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966g<^82<6?u+34195>"4=;0:7psr}:k17g<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>l4V0:4>7}#;<91=6*<5382?x{zu2c9?n4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966e<^82<6?u+34195>"4=;0:7psr}:k17a<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>j4V0:4>7}#;<91=6*<5382?x{zu2c9?h4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966c<^82<6?u+34195>"4=;0:7psr}:k17c<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>h4V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a760=83>1<7>t$231>7e53A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6g=4183>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm32194?5=83:p(>?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<52824>"4=;0:<6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86<>4$271>464;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd4;k0;6>4?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;330(>;=:89~yx{4;3xH67128q]=>:52z&1gd<5;01]=5952z&016<692.89?4>1:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb21e>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f62e290=6=4?{%126?7?02B8<55+25:956=n::=1<7*<138172=Q;8>1=vB<1782S43138p(?mn:314?S7??38p(>;<:09'704=92wvqp5fd783>!56:3n=7[=>4;3xH67128q]>9752z&1gd2\:4:4={%167?7<,:?96<5r}|8ma1=83.8=?4k7:T051<5sE9::7?tV36:>7}#:jk1h:5Y19596~"4=:087)=:2;18yx{K;8?18vX<0380Sbe2;q/?8?5d69'76c=;<90q[?<3;0x 6362;9<7)={#;<>1n6sY31097~Pcj38p(>;>:e58 65b2:?87pX>3281!529388;6*<3d8017=z,:??6o5rV221>6}Qlk09w)=:1;f4?!54m39>?6sY12196~"4=80o:6*<3d8016=z,:??6?5rV3a:>7}Qlk09w)=:1;f4?!54m39>?6s+34691>{zu2c9j54?:%126?4a02\8=94={M122?7|^;>26?u+2bc96c><^82<6?u+341954=#;<81=<5r}|N050<6s_9;n787?>;|~?l4a<3:1(>?=:3d7?S56<38p@>?9:0yU61?=:r.9ol4=f59U5=1=:r.89>4>1:&017<692wvqA=>5;3xR66e2;q]ho4={%165?4a<2.8?h4<529~ 63328;0qps4o3a0>5<#;881>n=4;|`004<72:0;6=u+300975`<@::37d<<8;29 6752;9<7E=>1:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=6*<5382?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi?9<50;394?6|,:;96>?6;I13<>i5k:0;6)=>2;0`7>=zj:>?6=4<:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91j6*<538e?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+3419b>"4=;0m7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi?9;50;194?6|,:;96:94H22;?l4403:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+34193>"4=;0<7psr}:k17<<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:69'704=?2wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj:>=6=4<:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=6*<5382?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi?9950;194?6|,:;96:94H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?76<729q/?<<5769K75>P60>09w)=:3;58 6352>1vqps4i31:>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>4i;%166?`4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd4<00;6>4?:1y'744=?>1C?=64i31;>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>48;%166?14;3xH67128q]=>:52z&1gd<5;01]=5952z&016>7h4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?72<729q/?<<52b08L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<5282?!52:3;0qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`8105=Q91=1>v*<5282?!52:3;0qpsr;h075?6=,:;96?=8;W120?7|D:;=67>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`8107=Q91=1>v*<5282?!52:3;0qpsr;h077?6=,:;96?=8;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3f8h?7>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`005<72:0;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?773-9>>7??;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=5119'704=991vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn5;50;494?6|,:;96<67;I13<>"5<10:?6g=3683>!56:388;6X<1582I56>3;pZ?:6:3y'6fg=::=0Z<68:3y'705=92.89?4>;|~y>oc>3:1(>?=:e48R67328qG?<851zT10<<5s-8hm7j9;W3;3?4|,:?86<5+34095>{zut1bh:4?:%126?b03_9:874}Q:=31>v*=c`8g3>P60>09w)=:3;18 6352:1vqpB<1487S57:39pZil52z&0141/?>k53418yS74;38p(>;>:314?!54m39>>6s+3469f>{Q;981?vXkb;0x 6362m=0(>=j:270?xP6;:09w)=:1;f5?!54m39>?6s+34696>{Q:j31>vXkb;0x 6362m=0(>=j:270?x"4==0>7psr;h0e{zuE9:97?tV22a>7}Qlk09w)=:1;0e<>"4;l089>5r$277>470Z>?;:3yO740=9r\9844={%0`e?4a<2\:4:4={%167?763-9>>7?>;|~H67228q]?=l52zTgf?4|,:?:6?h;;%10a?52;2w/?8:5109~yx=h:j91<7*<1381g6==83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86<5+34095>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;74=#;<81=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn5<50;394?6|,:;96>?6;I13<>i5k:0;6)=>2;0`7>=zj191<7=50;2x 6752>=0D>>7;h00P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=57:&017<03twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=n2.89?4i;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm8183>6<729q/?<<5769K75>P60>09w)=:3;33?!52:3;;7psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<91==5+340955=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg45=3:1>7>50z&0575<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{56;294~"49;0:455G31:8 72?28>0e?=8:18'744=::=0Z>?;:0yO740=9r\9844={%0`e?44?2\:4:4={%167?7<,:?96<5r}|8ma0=83.8=?4k6:T051<6sE9::7?tV36:>7}#:jk1h;5Y19596~"4=:0:7)=:2;38yx{z3`n<6=4+3009`2=Q;8>1>vB<1782S43138p(?mn:e58R4>02;q/?8=53:&017<43twv@>?::5yU754=;r\on7a1<,:9n6>;<;|T276<5s-9>=7<<7:&07`<4=:1v(>;;:c9~R6652:q]ho4={%165?b03-98i7=:3:U565=:r.89<4=369'76c=;<80q)=:4;`8yS57:39pZil52z&014;=:038yx{K;8?1=vX<0c81Sbe2;q/?8?52g:8 65b2:?87p*<55825>{zu2c9j94?:%126?4a<2\8=94={M122?7|^;>26?u+2bc96c2<^82<6?u+341954=#;<81=<5r}|N050<6s_9;n787?>;|~?j4d;3:1(>?=:3a0?>{e:;=1<7=50;2x 6752::m7E=?8:k17=<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:09'704=92wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 634281/?8<51:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb30;>5<6290;w)=>2;12=>N4811d>n=50;&057<5k:10qo<=9;292?6=8r.8=?487:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:69'704=?2wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 6342>1/?8<57:~yx=n:=:1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4382\:4:4={%167?1<,:?96:5r}|8m726290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8104=Q91=1>v*<528e?!52:3l0qpsr;h076?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`163<72:0;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?773-9>>7??;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=5119'704=991vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{52;294~"49;0hi6F<099j661=83.8=?4=3698k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo<<3;296?6=8r.8=?4le:J04==n::=1<7*<138172=P60>09w)=:3;38 635281vqps4}c002?6=>3:1?7?4$271>4=zutw0ei850;&0572\8=94>{M122?7|^;>26?u+2bc9`3=Q91=1>v*<5282?!52:3;0qpsr;hf4>5<#;881h:5Y30696~J49?0:w[<;9;0x 7ef2m=0Z<68:3y'705=;2.89?4<;|~H6722=q]?=<53zTgf?4|,:?:6i94$21f>6343t\:?>4={%165?44?2.8?h4<529~ 6332k1vZ>>=:2yU`g<5s-9>=7j8;%10a?52;2w]=>=52z&014<5;>1/?>k53408y!52<3h0q[=?2;1xRad=:r.89<4k7:&07`<4=:1vZ<=<:3y'707=l?1/?>k53418y!52<380q[;;:49~yx=n:o21<7*<1381b==Q;8>1>vB<1782S43138p(?mn:3d;?S7??38p(>;<:038 63528;0qpsC30795~P48k09w[jm:3y'707=:o20(>=j:270?x"4==0:=6sr}:k1b1<72-9:>77}#:jk1>k:4V0:4>7}#;<91=<5+340954=zutF8=84>{W13f?4|^mh1>v*<5081b1=#;:o1?8=4}%160?763twv7b?=:22e?M5702c9?54?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634281/?8<51:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj;9:6=4>:183!56:39:56F<099l6f5=83.8=?4=c298yg44:3:197>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 6342>1/?8<57:~yx=n::31<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?1<,:?96:5r}|8m727290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8105=Q91=1>v*<5284?!52:3=0qpsr;h075?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`16c<72:0;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?773-9>>7??;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=5119'704=991vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{56;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?8645+3409=>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;7<=#;<8156sr}|9j616=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i362>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?=6X>8681!52;3;:7)=:2;32?x{zu2c98?4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9614<^82<6?u+341954=#;<81=<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qoP60>09w)=:3;38 635281vqps4}c0fg?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg4a;3:1:7>50z&057<6011C?=64$36;>42P60>09w)=:3;38 635281vqps4ie494?"49;0o:6X<1582I56>3;pZ?:6:3y'6fg=l?1]=5952z&016<63-9>>7?4}|~?lb0290/?<<5d69U742=:rF8=;4>{W07=?4|,;ij6i94V0:4>7}#;<91?6*<5380?x{zD:;>69uY31097~Pcj38p(>;>:e58 65b2:?87pX>3281!529388;6*<3d8016=z,:??6o5rV221>6}Qlk09w)=:1;f4?!54m39>?6sY12196~"4=809?:5+32g970487l4}W136?5|^mh1>v*<508g3>"4;l089>5rV010>7}#;<;1h;5+32g970587<4}W0`=?4|^mh1>v*<508g3>"4;l089>5r$277>0=zut1b>k650;&057<5n11]?<:52zN053<6s_8?577`?3_;3;747<,:?967}#;<;1>k64$21f>6343t.8994>1:~y>o5n=0;6)=>2;0e0>P49=09wA=>6;3xR72>2;q/>no52g68R4>02;q/?8=5109'704=981vqpB<1482S57j38pZil52z&014<5n=1/?>k53418y!52<3;:7psr;n0`7?6=,:;96?m<;:a6`?=8391<7>t$231>66a3A9;46g=3983>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86<5+34095>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;74=#;<81=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn?kn:182>5<7s-9:>7=>9:J04==h:j91<7*<1381g6=53;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86<5+34095>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;74=#;<81=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn?k7:180>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=5119'704=991vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3;;7)=:2;33?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a6`b=83;:6=4?{%126?103A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=12.89?46;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=59:&017<>3twvq6g=4183>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=12.89?46;|~y>o5<80;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52538R4>02;q/?8=59:&017<>3twvq6g=4383>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=80Z<68:3y'705=12.89?46;|~y>o5<:0;6)=>2;003>N4981]?<:51zN053<6s_;8877243_;3;7<=#;<8156sr}|9j612=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i366>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=449U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>984V0:4>7}#;<9156*<538:?x{zu2c98:4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;><7[?77;0x 63428;0(>;=:038yx{z3`88m7>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817d=Q91=1>v*<52825>"4=;0:=6sr}|9j66d=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=m;W3;3?4|,:?86<5+34095>{zut1b>>m50;&057<5;>1]?<:51zN053<6s_;88775d3_;3;74=#;<81=6sr}|9j66b=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=k;W3;3?4|,:?86<5+34095>{zut1b>>k50;&057<5;>1]?<:51zN053<6s_;88775b3_;3;74=#;<81=6sr}|9j66`=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=i;W3;3?4|,:?86<5+34095>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f7cb290:=7>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634201/?8<59:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:89'704=12wvqp5f25294?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>;7[?77;0x 634201/?8<59:~yx=n:=;1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4392\:4:4={%167??<,:?9645r}|8m725290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8107=Q91=1>v*<528:?!52:330qpsr;h077?6=,:;96?=8;W120?7|D:;=65Y19596~"4=:027)=:2;;8yx{z3`8?87>5$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=>0Z<68:3y'705=12.89?46;|~y>o5<<0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52578R4>02;q/?8=59:&017<>3twvq6g=4783>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:9;W3;3?4|,:?86474;3xH67128q]=>:52z&1gd<5<>1]=5952z&016<692.89?4>1:~yx=n::k1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31b?S7??38p(>;<:038 63528;0qpsr;h00f?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817f=Q91=1>v*<5282?!52:3;0qpsr;h00`?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817`=Q91=1>v*<5282?!52:3;0qpsr;h00b?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`1ac<728;1<7>t$231>21<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<>3-9>>774}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9>4V0:4>7}#;<9156*<538:?x{zu2c98<4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9617<^82<6?u+3419=>"4=;027psr}:k107<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:361?S7??38p(>;<:89'704=12wvqp5f25194?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;3:T2<2<5s-9>?774$271><=zutw0e?:;:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=?0Z<68:3y'705=12.89?46;|~y>o52;003>P49=0:wA=>6;3xR4532;q/>no52548R4>02;q/?8=5109'704=981vqps4i364>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=469U5=1=:r.89>4>1:&017<692wvqp5f22c94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9j7[?77;0x 63428;0(>;=:038yx{z3`88n7>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817g=Q91=1>v*<5282?!52:3;0qpsr;h00g?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817a=Q91=1>v*<5282?!52:3;0qpsr;h00a?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817c=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th9j=4?:0394?6|,:;96:94H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>46;%166??4;3xH67128q]=>:52z&1gd<5;01]=5952z&016<>3-9>>774}|~?l4383:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=419U5=1=:r.89>46;%166??4;3xH67128q]=>:52z&1gd<5<81]=5952z&016<>3-9>>774}|~?l43:3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9614<^82<6?u+3419=>"4=;027psr}:k106<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:360?S7??38p(>;<:89'704=12wvqp5f25694?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;4:T2<2<5s-9>?774$271><=zutw0e?:::18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=<0Z<68:3y'705=981/?8<5109~yx{<6=4+3009661<^:;?6P60>09w)=:3;32?!52:3;:7psr}:k17d<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>o4V0:4>7}#;<91=<5+340954=zutw0e?=m:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44j2\:4:4={%167?7<,:?96<5r}|8m75d290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=k:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44l2\:4:4={%167?7<,:?96<5r}|8m75b290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=i:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44n2\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qoP60>09w)=:3;38 635281vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3;0(>;=:09~yx{;6=4+3009661<^:;?6P60>09w)=:3;38 635281vqps4i362>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?=6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4}c0a6?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg4e93:1>7>50z&0575<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{52;294~"49;0hi6F<099j661=83.8=?4=3698k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qoP60>09w)=:3;48 6352?1vqps4}c0a0?6=;3:1?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?7<,:?96<5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?7?4$271>4=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg4e=3:1=7>50z&057<4901C?=64o3a0>5<#;881>n=4;|`1f3<7280;6=u+30096f7<@::37b?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<52826>"4=;0:>6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?8695+34090>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f73629096=4?{%126?eb3A9;46g=3683>!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj;?96=4=:183!56:3in7E=?8:k172<72-9:>7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn?;<:181>5<7s-9:>7mj;I13<>o5;>0;6)=>2;003>=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb374>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;73=#;<81:6sr}|9~f73329086=4?{%126?57n2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634281/?8<51:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj;?>6=4>:183!56:39:56F<099l6f5=83.8=?4=c298yg42>3:1=7>50z&057<5k81C?=64o3a0>5<#;881>n=4;|`11=<72:0;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?753-9>>7?=;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=54:&017<33twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e:<31<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi>8h50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm24c94?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a60d=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e:?;1<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91:6*<5385?x{zu2wi>8m50;194?6|,:;96>>i;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=51:&017<63twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm24f94?7=83:p(>?=:23:?M5702e9o>4?:%126?4d;21vn?;j:182>5<7s-9:>77>53;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86<<4$271>444;3xH67128q]=>:52z&1gd<5;01]=5952z&016<33-9>>7:4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?76<729q/?<<5769K75>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<>3-9>>774}|~?l4413:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+3419=>"4=;027psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi>;=50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm27694?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a633=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e:?31<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91:6*<5385?x{zu2wi>;850;194?6|,:;96>>i;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=51:&017<63twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm27594?7=83:p(>?=:23:?M5702e9o>4?:%126?4d;21vn?87:182>5<7s-9:>753;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86<<4$271>444;3xH67128q]=>:52z&1gd<5;01]=5952z&016<33-9>>7:4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?77<729q/?<<5cd9K75>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`134<72;0;6=u+3009g`=O;920e?=8:18'744=::=07b4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd5>j0;6?4?:1y'744=kl1C?=64i314>5<#;881>>94;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th9:i4?:383>5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?77<729q/?<<5cd9K75>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5285?!52:3<0qpsr;|`12`<72:0;6=u+300975`<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<63-9>>7?4}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd5>o0;6<4?:1y'744=;830D>>7;n0`7?6=,:;96?m<;:a626=83;1<7>t$231>7e63A9;46a=c283>!56:38h?65rb35;>5<4290;w)=>2;54?M5702c9?54?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+341957=#;<81=?5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?7:4$271>1=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg40:3:1=<4?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;330(>;=:89~yx{P60>09w)=:3;;8 635201vqps4i363>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=419U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9?4V0:4>7}#;<9156*<538:?x{zu2c98?4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>97[?77;0x 634201/?8<59:~yx=n:=91<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43;2\:4:4={%167??<,:?9645r}|8m723290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8101=Q91=1>v*<528:?!52:330qpsr;h071?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52578R4>02;q/?8=5109'704=981vqps4i365>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?:6X>8681!52;3;:7)=:2;32?x{zu2c98:4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9611<^82<6?u+34195>"4=;0:7psr}:k17d<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>o4V0:4>7}#;<91=6*<5382?x{zu2c9?o4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966d<^82<6?u+34195>"4=;0:7psr}:k17f<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>m4V0:4>7}#;<91=6*<5382?x{zu2c9?i4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966b<^82<6?u+34195>"4=;0:7psr}:k17`<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>k4V0:4>7}#;<91=6*<5382?x{zu2c9?k4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966`<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi>:=50;32>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=59:&017<>3twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=12.89?46;|~y>o5<90;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52528R4>02;q/?8=59:&017<>3twvq6g=4083>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:>;W3;3?4|,:?8645+3409=>{zut1b>9<50;&057<5;>1C?4}K;8<1=vX>3581!4di38?>6X>8681!52;330(>;=:89~yx{86=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<:1]=5952z&016<>3-9>>774}|~?l43<3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9612<^82<6?u+3419=>"4=;027psr}:k100<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:366?S7??38p(>;<:89'704=12wvqp5f25494?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>=7[?77;0x 63428;0(>;=:038yx{z3`8?;7>5$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:==0Z<68:3y'705=981/?8<5109~yx{P60>09w)=:3;38 635281vqps4i31a>5<#;881>>94V237>4}K;8<1=vX>3581!4di388n6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i31g>5<#;881>>94V237>4}K;8<1=vX>3581!4di388h6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i31e>5<#;881>>94V237>4}K;8<1=vX>3581!4di388j6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4}c040?6=980;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167??<,:?9645r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?774$271><=zutw0e?:?:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4382\:4:4={%167??<,:?9645r}|8m726290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8104=Q91=1>v*<528:?!52:330qpsr;h076?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52508R4>02;q/?8=59:&017<>3twvq6g=4283>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:<;W3;3?4|,:?8645+3409=>{zut1b>9:50;&057<5;>1C?4}K;8<1=vX>3581!4di38?86X>8681!52;330(>;=:89~yx{>6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<<1]=5952z&016<>3-9>>774}|~?l43>3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9610<^82<6?u+341954=#;<81=<5r}|8m720290/?<<52258R67328qG?<851zT271<5s-8hm7<;7:T2<2<5s-9>?7?>;%166?763twvq6g=3`83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::k0Z<68:3y'705=92.89?4>;|~y>o5;k0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522`8R4>02;q/?8=51:&017<63twvq6g=3b83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::i0Z<68:3y'705=92.89?4>;|~y>o5;m0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522f8R4>02;q/?8=51:&017<63twvq6g=3d83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::o0Z<68:3y'705=92.89?4>;|~y>o5;o0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522d8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e:>?1<7?>:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<9156*<538:?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+3419=>"4=;027psr}:k105<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:363?S7??38p(>;<:89'704=12wvqp5f25394?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>:7[?77;0x 634201/?8<59:~yx=n:=81<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43:2\:4:4={%167??<,:?9645r}|8m724290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8106=Q91=1>v*<528:?!52:330qpsr;h070?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52568R4>02;q/?8=59:&017<>3twvq6g=4483>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=?0Z<68:3y'705=12.89?46;|~y>o52;003>N4981]?<:51zN053<6s_;8877213_;3;747<,:?96?=:314?S56<3;p@>?9:0yU562=:r.9ol4=469U5=1=:r.89>4>1:&017<692wvqp5f22c94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9j7[?77;0x 63428;0(>;=:038yx{z3`88n7>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817g=Q91=1>v*<5282?!52:3;0qpsr;h00g?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817a=Q91=1>v*<5282?!52:3;0qpsr;h00a?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817c=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th9;;4?:483>5}#;881>n<4H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?l4383:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=419U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5<81]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?77<729q/?<<5cd9K75>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`13d<72;0;6=u+3009g`=O;920e?=8:18'744=::=07b4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd5?k0;6?4?:1y'744=kl1C?=64i314>5<#;881>>94;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th9;k4?:383>5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>49;%166?06<729q/?<<531d8L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<5282?!52:3;0qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`13a<7280;6=u+300974?<@::37b?=:3a2?M5702e9o>4?:%126?4d;21vn?6?:180>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=5139'704=9;1vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3>0(>;=:59~yx{P60>09w)=:3;38 635281vqps4}c0;5?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg4?:3:1>7>50z&0575<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{52;294~"49;0hi6F<099j661=83.8=?4=3698k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo<77;296?6=8r.8=?4le:J04==n::=1<7*<138172=P60>09w)=:3;48 6352?1vqps4}c0;0?6=;3:1?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?7<,:?96<5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?7?4$271>4=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg4?=3:1=7>50z&057<4901C?=64o3a0>5<#;881>n=4;|`1<3<7280;6=u+30096f7<@::37b?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<52826>"4=;0:>6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?8695+34090>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f7>>29096=4?{%126?eb3A9;46g=3683>!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj;2j6=4=:183!56:3in7E=?8:k172<72-9:>7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn?6m:181>5<7s-9:>7mj;I13<>o5;>0;6)=>2;003>=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb3:e>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;73=#;<81:6sr}|9~f7>d29086=4?{%126?57n2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634281/?8<51:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj;2o6=4>:183!56:39:56F<099l6f5=83.8=?4=c298yg4?m3:1=7>50z&057<5k81C?=64o3a0>5<#;881>n=4;|`1=5<72:0;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?753-9>>7?=;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=54:&017<33twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e:0;1<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi>4<50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm28194?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a6<1=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=>2.89?49;|~y>{e:0>1<7=50;2x 6752::m7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=6*<5382?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi>4;50;394?6|,:;96>?6;I13<>i5k:0;6)=>2;0`7>=zj;3=6=4>:183!56:38h=6F<099l6f5=83.8=?4=c298yg4>03:1?7>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 6342880(>;=:008yx{z3`8857>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5287?!52:3>0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th9544?:383>5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?77<729q/?<<5cd9K75>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`1=g<72;0;6=u+3009g`=O;920e?=8:18'744=::=07b4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd51o0;6?4?:1y'744=kl1C?=64i314>5<#;881>>94;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0=7)=:2;48yx{z3th95n4?:283>5}#;881?=h4H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?74<729q/?<<530;8L66?3f8h?7>5$231>7e432wi>4k50;394?6|,:;96?m>;I13<>i5k:0;6)=>2;0`7>=zj;k;6=4<:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=?5+340957=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?2<,:?9695r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qoP60>09w)=:3;38 635281vqps4}c0b6?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg4f;3:1>7>50z&0575<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{52;294~"49;0hi6F<099j661=83.8=?4=3698k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?784$271>3=zutw0qoP60>09w)=:3;38 635281vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4}c0b1?6=93:14<729q/?<<52b38L66?3f8h?7>5$231>7e432wi>l650;194?6|,:;96:94H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>2:&017<6:2wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 6342=1/?8<54:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb3c:>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f7gf29096=4?{%126?eb3A9;46g=3683>!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj;ki6=4=:183!56:3in7E=?8:k172<72-9:>7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn?oi:181>5<7s-9:>7mj;I13<>o5;>0;6)=>2;003>=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:79'704=>2wvqp5rb3c`>5<4290;w)=>2;13b>N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;74=#;<81=6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86<5+34095>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f7gc290:6=4?{%126?5612B8<55`2b194?"49;09o>54}c0ba?6=93:16<729q/?<<5769K75>P60>09w)=:3;31?!52:3;97psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<9186*<5387?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a5<5=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e90=1<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91:6*<5385?x{zu2wi=4:50;194?6|,:;96>>i;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=51:&017<63twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm18794?7=83:p(>?=:23:?M5702e9o>4?:%126?4d;21vn<79:180>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=57:&017<03twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=?2.89?48;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm18;94?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a5t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=>2.89?49;|~y>{e90k1<7=50;2x 6752::m7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91=6*<5382?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=4l50;394?6|,:;96>?6;I13<>i5k:0;6)=>2;0`7>=zj83h6=4<:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<91;6*<5384?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+34193>"4=;0<7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=4h50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm1`194?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34192>"4=;0=7psr}:a5d6=8391<7>t$231>66a3A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9h;1<7?50;2x 6752:;27E=?8:m1g6<72-9:>7!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=?2.89?48;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=57:&017<03twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e:931<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi>=j50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=56:&017<13twvq6sm21c94?5=83:p(>?=:22e?M5702c9?54?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+34195>"4=;0:7psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a65d=83;1<7>t$231>67>3A9;46a=c283>!56:38h?65rb32`>5<4290;w)=>2;54?M5702c9?54?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 6342>1/?8<57:~yx=n::31<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?1<,:?96:5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qoP60>09w)=:3;38 635281vqps4}c026?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg4613:1>7>50z&0575<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3<0(>;=:79~yx{53;294~"49;08?7?4$271>4=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo<>0;295?6=8r.8=?4<189K75>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7?4$271>4=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo<>3;2954<729q/?<<5769K75>P60>09w)=:3;;8 635201vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;330(>;=:89~yx{;6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<91]=5952z&016<>3-9>>774}|~?l4393:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=409U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9<4V0:4>7}#;<9156*<538:?x{zu2c98>4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>87[?77;0x 634201/?8<59:~yx=n:=>1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43<2\:4:4={%167??<,:?9645r}|8m722290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8100=Q91=1>v*<528:?!52:330qpsr;h072?6=,:;96?=8;W120?7|D:;=6{zut1b>9950;&057<5;>1C?4}K;8<1=vX>3581!4di38?;6X>8681!52;3;:7)=:2;32?x{zu2c9?l4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966g<^82<6?u+34195>"4=;0:7psr}:k17g<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>l4V0:4>7}#;<91=6*<5382?x{zu2c9?n4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966e<^82<6?u+34195>"4=;0:7psr}:k17a<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>j4V0:4>7}#;<91=6*<5382?x{zu2c9?h4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966c<^82<6?u+34195>"4=;0:7psr}:k17c<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>h4V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a642=83;:6=4?{%126?103A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=12.89?46;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=59:&017<>3twvq6g=4183>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:?;W3;3?4|,:?8645+3409=>{zut1b>9?50;&057<5;>1C?4}K;8<1=vX>3581!4di38?=6X>8681!52;330(>;=:89~yx{96=4+3009661<^:;?6P60>09w)=:3;;8 635201vqps4i360>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=429U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9:4V0:4>7}#;<9156*<538:?x{zu2c9884?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>>7[?77;0x 634201/?8<59:~yx=n:=<1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43>2\:4:4={%167?763-9>>7?>;|~y>o5<>0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52558R4>02;q/?8=5109'704=981vqps4i31b>5<#;881>>94V237>4}K;8<1=vX>3581!4di388m6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i31`>5<#;881>>94V237>4}K;8<1=vX>3581!4di388o6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i31f>5<#;881>>94V237>4}K;8<1=vX>3581!4di388i6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{51083>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?774$271><=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167??<,:?9645r}|8m727290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8105=Q91=1>v*<528:?!52:330qpsr;h075?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52538R4>02;q/?8=59:&017<>3twvq6g=4383>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=80Z<68:3y'705=12.89?46;|~y>o5<:0;6)=>2;003>N4981]?<:51zN053<6s_;8877243_;3;7<=#;<8156sr}|9j612=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i366>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=449U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>984V0:4>7}#;<91=<5+340954=zutw0e?:8:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?43?2\:4:4={%167?763-9>>7?>;|~y>o5;h0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522c8R4>02;q/?8=51:&017<63twvq6g=3c83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::h0Z<68:3y'705=92.89?4>;|~y>o5;j0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522a8R4>02;q/?8=51:&017<63twvq6g=3e83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::n0Z<68:3y'705=92.89?4>;|~y>o5;l0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522g8R4>02;q/?8=51:&017<63twvq6g=3g83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::l0Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm20494?76290;w)=>2;54?M5702c9?54?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+3419=>"4=;027psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<9156*<538:?x{zu2c98=4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>;7[?77;0x 634201/?8<59:~yx=n:=;1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4392\:4:4={%167??<,:?9645r}|8m725290/?<<52258R67328qG?<851zT271<5s-8hm7<;2:T2<2<5s-9>?774$271><=zutw0e?:<:18'744=::=0D>?>;W120?7|D:;=65Y19596~"4=:027)=:2;;8yx{z3`8?87>5$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=>0Z<68:3y'705=12.89?46;|~y>o5<<0;6)=>2;003>N4981]?<:51zN053<6s_;8877223_;3;7<=#;<8156sr}|9j610=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:9;W3;3?4|,:?86471:T051<6sE9::7?tV017>7}#:jk1>994V0:4>7}#;<91=<5+340954=zutw0e?=n:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44i2\:4:4={%167?7<,:?96<5r}|8m75e290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=l:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44k2\:4:4={%167?7<,:?96<5r}|8m75c290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=j:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44m2\:4:4={%167?7<,:?96<5r}|8m75a290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg46?3:1=<4?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;330(>;=:89~yx{P60>09w)=:3;;8 635201vqps4i363>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?<6X>8681!52;330(>;=:89~yx{:6=4+3009661<^:;?6P60>09w)=:3;;8 635201vqps4i361>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?>6X>8681!52;330(>;=:89~yx{86=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<:1]=5952z&016<>3-9>>774}|~?l43<3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9612<^82<6?u+3419=>"4=;027psr}:k100<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:366?S7??38p(>;<:89'704=12wvqp5f25494?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;6:T2<2<5s-9>?7?>;%166?763twvq6g=4683>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:==0Z<68:3y'705=981/?8<5109~yx{P60>09w)=:3;32?!52:3;:7psr}:k17g<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>l4V0:4>7}#;<91=6*<5382?x{zu2c9?n4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966e<^82<6?u+34195>"4=;0:7psr}:k17a<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>j4V0:4>7}#;<91=6*<5382?x{zu2c9?h4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966c<^82<6?u+34195>"4=;0:7psr}:k17c<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>h4V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a64>=83<1<7>t$231>7e53A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6g=4183>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=92.89?4>;|~y>o5<80;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52538R4>02;q/?8=51:&017<63twvq6g=4383>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=80Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm2e:94?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a6a?=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e:mk1<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi>ik50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=56:&017<13twvq6sm2e`94?5=83:p(>?=:22e?M5702c9?54?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+34195>"4=;0:7psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a6ae=83;1<7>t$231>67>3A9;46a=c283>!56:38h?65rb3fg>5<6290;w)=>2;12=>N4811d>n=50;&057<5k:10qo5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?77<729q/?<<5cd9K75>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5285?!52:3<0qpsr;|`1a4<72:0;6=u+300975`<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<63-9>>7?4}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd5m;0;6<4?:1y'744=;830D>>7;n0`7?6=,:;96?m<;:a6`5=83;1<7>t$231>67>3A9;46a=c283>!56:38h?65rb3f0>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f7b029096=4?{%126?eb3A9;46g=3683>!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 6342?1/?8<56:~yx=zj;n?6=4<:183!56:39;j6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86<5+34095>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;74=#;<81=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn?j::182>5<7s-9:>7=>9:J04==h:j91<7*<1381g6=51;294~"49;08=45G31:8k7e4290/?<<52b18?xd4=90;6?4?:1y'744=kl1C?=64i314>5<#;881>>94;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th88k4?:383>5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>49;%166?06<729q/?<<531d8L66?3`8847>5$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e;=n1<7=50;2x 6752>=0D>>7;h005$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5284?!52:3=0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th88h4?:283>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?794$271>2=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?1<,:?96:5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?<5;296?6=8r.8=?4le:J04==n::=1<7*<138172=P60>09w)=:3;38 635281vqps4}c303?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg74>3:1>7>50z&0575<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{52;294~"49;0hi6F<099j661=83.8=?4=3698k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo=>e;296?6=8r.8=?4le:J04==n::=1<7*<138172=P60>09w)=:3;48 6352?1vqps4}c12f?6=;3:1?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?7<,:?96<5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?7?4$271>4=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg56k3:1=7>50z&057<4901C?=64o3a0>5<#;881>n=4;|`05a<72:0;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?`<,:?96k5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?7h4$271>c=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg56n3:1?7>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 6342880(>;=:008yx{z3`8857>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817<=Q91=1>v*<5287?!52:3>0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:?o4?:383>5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?73e83>7<729q/?<<5cd9K75>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`27f<72;0;6=u+3009g`=O;920e?=8:18'744=::=07b4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd4:90;6?4?:1y'744=kl1C?=64i314>5<#;881>>94;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th8>94?:383>5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>49;%166?06<729q/?<<531d8L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<5282?!52:3;0qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`067<7280;6=u+300974?<@::37b?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<528e?!52:3l0qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`060<72:0;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167?753-9>>7?=;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=54:&017<33twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9:21<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=>o50;094?6|,:;96nk4H22;?l44?3:1(>?=:314?>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm12;94?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a770=8381<7>t$231>fc<@::37d<<7;29 6752;9<76a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e;;k1<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91:6*<5385?x{zu2wi??950;194?6|,:;96>>i;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=51:&017<63twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm33:94?7=83:p(>?=:23:?M5702e9o>4?:%126?4d;21vn><6:180>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=5f:&017!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=n2.89?4i;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm33`94?5=83:p(>?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<52826>"4=;0:>6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?8695+34090>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f45b29096=4?{%126?eb3A9;46g=3683>!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8>;6=4=:183!56:3in7E=?8:k172<72-9:>7<<7:9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn<=i:181>5<7s-9:>7mj;I13<>o5;>0;6)=>2;003>=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb20`>5<5290;w)=>2;af?M5702c9?:4?:%126?44?21d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f65729096=4?{%126?eb3A9;46g=3683>!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 6342?1/?8<56:~yx=zj:8o6=4<:183!56:39;j6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86<5+34095>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;74=#;<81=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn>5<7s-9:>7=>9:J04==h:j91<7*<1381g6=53;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86k5+3409b>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;7c=#;<81j6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn>=>:180>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=5139'704=9;1vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3>0(>;=:59~yx{P60>09w)=:3;38 635281vqps4}c375?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg73:3:1?7>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 6342m1/?8<5d:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:e9'704=l2wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8>86=4;:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<9156*<538:?x{zu2c9?44?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 634201/?8<59:~yx=n:=:1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4382\:4:4={%167?763-9>>7?>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm15694?2=83:p(>?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<528:?!52:330qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=981/?8<5109~yx{P60>09w)=:3;38 635281vqps4}c371?6=<3:1N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;7<=#;<8156sr}|9j66?=83.8=?4=369K747<^:;?6P60>09w)=:3;32?!52:3;:7psr}:k105<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:363?S7??38p(>;<:038 63528;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:8;4?:783>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?774$271><=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?763-9>>7?>;|~y>o5<90;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52528R4>02;q/?8=5109'704=981vqps4i362>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?=6X>8681!52;3;:7)=:2;32?x{zu2c98?4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>97[?77;0x 63428;0(>;=:038yx{z3f8h?7>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`202<728;1<7>t$231>21<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<>3-9>>774}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9>4V0:4>7}#;<9156*<538:?x{zu2c98<4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>:7[?77;0x 634201/?8<59:~yx=n:=81<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43:2\:4:4={%167??<,:?9645r}|8m724290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8106=Q91=1>v*<528:?!52:330qpsr;h070?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52568R4>02;q/?8=59:&017<>3twvq6g=4483>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?::;W3;3?4|,:?8645+3409=>{zut1b>9850;&057<5;>1]?<:51zN053<6s_;8877213_;3;747<,:?96?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9611<^82<6?u+341954=#;<81=<5r}|8m75f290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=m:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44j2\:4:4={%167?7<,:?96<5r}|8m75d290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=k:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44l2\:4:4={%167?7<,:?96<5r}|8m75b290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?4$271>4=zutw0e?=i:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44n2\:4:4={%167?7<,:?96<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?;8;293?6=8r.8=?4=c39K75>P60>09w)=:3;38 635281vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3;0(>;=:09~yx{;6=4+3009661<^:;?6P60>09w)=:3;38 635281vqps4i362>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?=6X>8681!52;3;0(>;=:09~yx{96=4+3009661<^:;?6P60>09w)=:3;38 635281vqps4i360>5<#;881>>94V237>4}K;8<1=vX>3581!4di38??6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4}c37=?6=:3:1N4811b>>950;&057<5;>10c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg73i3:1?7>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 6342m1/?8<5d:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:e9'704=l2wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8>i6=4>1;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?8645+3409=>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;7<=#;<8156sr}|9j616=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:?;W3;3?4|,:?8645+3409=>{zut1b>9?50;&057<5;>1C?4}K;8<1=vX>3581!4di38?=6X>8681!52;330(>;=:89~yx{96=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<;1]=5952z&016<>3-9>>774}|~?l43;3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9615<^82<6?u+3419=>"4=;027psr}:k101<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:367?S7??38p(>;<:89'704=12wvqp5f25794?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;5:T2<2<5s-9>?774$271><=zutw0e?:9:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?43>2\:4:4={%167?763-9>>7?>;|~y>o5<>0;6)=>2;003>N4981]?<:51zN053<6s_;8877203_;3;747<,:?96?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3`9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;k1]=5952z&016<63-9>>7?4}|~?l44k3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3b9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;m1]=5952z&016<63-9>>7?4}|~?l44m3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3d9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;o1]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?74b83>47=83:p(>?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<528:?!52:330qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=12.89?46;|~y>o5<80;6)=>2;003>N4981]?<:51zN053<6s_;8877263_;3;7<=#;<8156sr}|9j614=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:=;W3;3?4|,:?8645+3409=>{zut1b>9=50;&057<5;>1C?4}K;8<1=vX>3581!4di38??6X>8681!52;330(>;=:89~yx{?6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<=1]=5952z&016<>3-9>>774}|~?l43=3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9613<^82<6?u+3419=>"4=;027psr}:k103<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:365?S7??38p(>;<:038 63528;0qpsr;h073?6=,:;96?=8;W120?7|D:;=6{zut1b>>o50;&057<5;>1]?<:51zN053<6s_;88775f3_;3;74=#;<81=6sr}|9j66d=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=m;W3;3?4|,:?86<5+34095>{zut1b>>m50;&057<5;>1]?<:51zN053<6s_;88775d3_;3;74=#;<81=6sr}|9j66b=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=k;W3;3?4|,:?86<5+34095>{zut1b>>k50;&057<5;>1]?<:51zN053<6s_;88775b3_;3;74=#;<81=6sr}|9j66`=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=i;W3;3?4|,:?86<5+34095>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f42c290:=7>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634201/?8<59:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:89'704=12wvqp5f25294?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;0:T2<2<5s-9>?774$271><=zutw0e?:>:18'744=::=0D>?>;W120?7|D:;=67>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`8107=Q91=1>v*<528:?!52:330qpsr;h077?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52518R4>02;q/?8=59:&017<>3twvq6g=4583>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:;;W3;3?4|,:?8645+3409=>{zut1b>9;50;&057<5;>1C?4}K;8<1=vX>3581!4di38?96X>8681!52;330(>;=:89~yx{=6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<51:~yx=n:==1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:364?S7??38p(>;<:038 63528;0qpsr;h00e?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817g=Q91=1>v*<5282?!52:3;0qpsr;h00g?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817a=Q91=1>v*<5282?!52:3;0qpsr;h00a?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817c=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:8h4?:0394?6|,:;96:94H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>46;%166??4;3xH67128q]=>:52z&1gd<5;01]=5952z&016<>3-9>>774}|~?l4383:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9616<^82<6?u+3419=>"4=;027psr}:k104<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:362?S7??38p(>;<:89'704=12wvqp5f25094?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>97[?77;0x 634201/?8<59:~yx=n:=91<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43;2\:4:4={%167??<,:?9645r}|8m723290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8101=Q91=1>v*<528:?!52:330qpsr;h071?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52578R4>02;q/?8=59:&017<>3twvq6g=4783>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=<0Z<68:3y'705=981/?8<5109~yx{<6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<>1]=5952z&016<692.89?4>1:~yx=n::k1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31b?S7??38p(>;<:09'704=92wvqp5f22`94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9i7[?77;0x 634281/?8<51:~yx=n::i1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31`?S7??38p(>;<:09'704=92wvqp5f22f94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9o7[?77;0x 634281/?8<51:~yx=n::o1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31f?S7??38p(>;<:09'704=92wvqp5f22d94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9m7[?77;0x 634281/?8<51:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb06e>5<693:1N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;7<=#;<8156sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?8645+3409=>{zut1b>9>50;&057<5;>1]?<:51zN053<6s_;8877273_;3;7<=#;<8156sr}|9j617=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:>;W3;3?4|,:?8645+3409=>{zut1b>9<50;&057<5;>1C?4}K;8<1=vX>3581!4di38?>6X>8681!52;330(>;=:89~yx{86=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<:1]=5952z&016<>3-9>>774}|~?l43<3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9612<^82<6?u+3419=>"4=;027psr}:k100<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:366?S7??38p(>;<:89'704=12wvqp5f25494?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;6:T2<2<5s-9>?7?>;%166?763twvq6g=4683>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:==0Z<68:3y'705=981/?8<5109~yx{P60>09w)=:3;32?!52:3;:7psr}:k17g<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>l4V0:4>7}#;<91=6*<5382?x{zu2c9?n4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966e<^82<6?u+34195>"4=;0:7psr}:k17a<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>j4V0:4>7}#;<91=6*<5382?x{zu2c9?h4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966c<^82<6?u+34195>"4=;0:7psr}:k17c<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>h4V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a506=83=1<7>t$231>7e53A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6g=4183>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=92.89?4>;|~y>o5<80;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52538R4>02;q/?8=51:&017<63twvq6g=4383>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=80Z<68:3y'705=92.89?4>;|~y>o5<:0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52518R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9<;1<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=8<50;32>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=59:&017<>3twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=12.89?46;|~y>o5<90;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52528R4>02;q/?8=59:&017<>3twvq6g=4083>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=;0Z<68:3y'705=12.89?46;|~y>o5<;0;6)=>2;003>N4981]?<:51zN053<6s_;8877253_;3;7<=#;<8156sr}|9j615=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i367>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=459U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9;4V0:4>7}#;<9156*<538:?x{zu2c98;4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9610<^82<6?u+3419=>"4=;027psr}:k102<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>994V0:4>7}#;<91=<5+340954=zutw0e?=n:18'744=::=0D>?>;W120?7|D:;=6{zut1b>>l50;&057<5;>1]?<:51zN053<6s_;88775e3_;3;74=#;<81=6sr}|9j66e=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=l;W3;3?4|,:?86<5+34095>{zut1b>>j50;&057<5;>1]?<:51zN053<6s_;88775c3_;3;74=#;<81=6sr}|9j66c=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=j;W3;3?4|,:?86<5+34095>{zut1b>>h50;&057<5;>1]?<:51zN053<6s_;88775a3_;3;74=#;<81=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn<;<:1825?6=8r.8=?487:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:89'704=12wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 634201/?8<59:~yx=n:=:1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4382\:4:4={%167??<,:?9645r}|8m726290/?<<52258R67328qG?<851zT271<5s-8hm7<;1:T2<2<5s-9>?774$271><=zutw0e?:=:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=90Z<68:3y'705=12.89?46;|~y>o5<=0;6)=>2;003>N4981]?<:51zN053<6s_;8877233_;3;7<=#;<8156sr}|9j613=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i365>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=479U5=1=:r.89>46;%166??4;3xH67128q]=>:52z&1gd<5<>1]=5952z&016<692.89?4>1:~yx=n::k1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?44i2\:4:4={%167?763-9>>7?>;|~y>o5;k0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522`8R4>02;q/?8=51:&017<63twvq6g=3b83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::i0Z<68:3y'705=92.89?4>;|~y>o5;m0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522f8R4>02;q/?8=51:&017<63twvq6g=3d83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::o0Z<68:3y'705=92.89?4>;|~y>o5;o0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522d8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9<>1<7?>:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<9156*<538:?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+3419=>"4=;027psr}:k105<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:363?S7??38p(>;<:89'704=12wvqp5f25394?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>:7[?77;0x 634201/?8<59:~yx=n:=81<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43:2\:4:4={%167??<,:?9645r}|8m724290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8106=Q91=1>v*<528:?!52:330qpsr;h070?6=,:;96?=8;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=?0Z<68:3y'705=12.89?46;|~y>o52;003>P49=0:wA=>6;3xR4532;q/>no52548R4>02;q/?8=59:&017<>3twvq6g=4683>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:8;W3;3?4|,:?86474;3xH67128q]=>:52z&1gd<5;h1]=5952z&016<692.89?4>1:~yx=n::h1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31a?S7??38p(>;<:038 63528;0qpsr;h00g?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817a=Q91=1>v*<5282?!52:3;0qpsr;h00a?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817c=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:984?:583>5}#;881>n<4H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;01]=5952z&016<63-9>>7?4}|~?l4383:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=419U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd6=?0;6?4?:1y'744=kl1C?=64i314>5<#;881>>94;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:9:4?:283>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7j4$271>a=zutw0e?=6:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4412\:4:4={%167?b<,:?96i5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?:8;290?6=8r.8=?487:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:89'704=12wvqp5f22;94?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?774$271><=zutw0e?:?:18'744=::=0D>?>;W120?7|D:;=6{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f43>290=6=4?{%126?103A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=12.89?46;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=5109'704=981vqps4i363>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?<6X>8681!52;3;:7)=:2;32?x{zu2c98<4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9617<^82<6?u+341954=#;<81=<5r}|8m725290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8107=Q91=1>v*<52825>"4=;0:=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn<;n:1825?6=8r.8=?487:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:89'704=12wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 634201/?8<59:~yx=n:=:1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4382\:4:4={%167??<,:?9645r}|8m726290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8104=Q91=1>v*<528:?!52:330qpsr;h076?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52508R4>02;q/?8=59:&017<>3twvq6g=4283>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:<;W3;3?4|,:?8645+3409=>{zut1b>9:50;&057<5;>1C?4}K;8<1=vX>3581!4di38?86X>8681!52;330(>;=:89~yx{>6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<<1]=5952z&016<692.89?4>1:~yx=n:=<1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:365?S7??38p(>;<:038 63528;0qpsr;h073?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817d=Q91=1>v*<5282?!52:3;0qpsr;h00f?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817f=Q91=1>v*<5282?!52:3;0qpsr;h00`?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817`=Q91=1>v*<5282?!52:3;0qpsr;h00b?6=,:;96?=8;W120?7|D:;=65$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`21g<728;1<7>t$231>21<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016<>3-9>>774}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9>4V0:4>7}#;<9156*<538:?x{zu2c98<4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>:7[?77;0x 634201/?8<59:~yx=n:=81<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43:2\:4:4={%167??<,:?9645r}|8m724290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8106=Q91=1>v*<528:?!52:330qpsr;h070?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52568R4>02;q/?8=59:&017<>3twvq6g=4483>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=?0Z<68:3y'705=981/?8<5109~yx{=6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<51:~yx=n:==1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:364?S7??38p(>;<:09'704=92wvqp5f22c94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9j7[?77;0x 634281/?8<51:~yx=n::h1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31a?S7??38p(>;<:09'704=92wvqp5f22a94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9h7[?77;0x 634281/?8<51:~yx=n::n1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31g?S7??38p(>;<:09'704=92wvqp5f22g94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9n7[?77;0x 634281/?8<51:~yx=n::l1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31e?S7??38p(>;<:09'704=92wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8?h6=4>1;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?8645+3409=>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;7<=#;<8156sr}|9j616=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i362>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=409U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9<4V0:4>7}#;<9156*<538:?x{zu2c98>4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>87[?77;0x 634201/?8<59:~yx=n:=>1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43<2\:4:4={%167??<,:?9645r}|8m722290/?<<52258R67328qG?<851zT271<5s-8hm7<;5:T2<2<5s-9>?7?>;%166?763twvq6g=4783>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:9;W3;3?4|,:?86474;3xH67128q]=>:52z&1gd<5<>1]=5952z&016<63-9>>7?4}|~?l44i3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3`9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;k1]=5952z&016<63-9>>7?4}|~?l44k3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3b9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;m1]=5952z&016<63-9>>7?4}|~?l44m3:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=3d9U5=1=:r.89>4>;%166?74;3xH67128q]=>:52z&1gd<5;o1]=5952z&016<63-9>>7?4}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?75e83>2<729q/?<<52b08L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<5282?!52:3;0qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`8105=Q91=1>v*<5282?!52:3;0qpsr;h075?6=,:;96?=8;W120?7|D:;=67>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`8107=Q91=1>v*<5282?!52:3;0qpsr;h077?6=,:;96?=8;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3f8h?7>5$231>7e43_9:87?tL235>4}Q9:>1>v*=c`81g6=Q91=1>v*<5282?!52:3;0qpsr;|`21`<72;0;6=u+3009g`=O;920e?=8:18'744=::=07b4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd6=o0;694?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;330(>;=:89~yx{4;3xH67128q]=>:52z&1gd<5;01]=5952z&016<>3-9>>774}|~?l4383:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9616<^82<6?u+341954=#;<81=<5r}|8k7e4290/?<<52b18R67328qG?<851zT271<5s-8hm7?7?4$271>4=zutw0qo?90;290?6=8r.8=?487:J04==n::21<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31;?S7??38p(>;<:89'704=12wvqp5f22;94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;927[?77;0x 634201/?8<59:~yx=n:=:1<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?4382\:4:4={%167?763-9>>7?>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm17394?2=83:p(>?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<528:?!52:330qpsr;h00=?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=5109'704=981vqps4i363>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=419U5=1=:r.89>4>1:&017<692wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj8<96=49:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<9156*<538:?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+341954=#;<81=<5r}|8m727290/?<<52258R67328qG?<851zT271<5s-8hm7<;0:T2<2<5s-9>?7?>;%166?763twvq6g=4083>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=;0Z<68:3y'705=981/?8<5109~yx{96=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<;1]=5952z&016<692.89?4>1:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb040>5<693:1N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;7<=#;<8156sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?8645+3409=>{zut1b>9>50;&057<5;>1]?<:51zN053<6s_;8877273_;3;7<=#;<8156sr}|9j617=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:>;W3;3?4|,:?8645+3409=>{zut1b>9<50;&057<5;>1C?4}K;8<1=vX>3581!4di38?>6X>8681!52;330(>;=:89~yx{86=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<:1]=5952z&016<>3-9>>774}|~?l43<3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9612<^82<6?u+3419=>"4=;027psr}:k100<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:366?S7??38p(>;<:89'704=12wvqp5f25494?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;6:T2<2<5s-9>?7?>;%166?763twvq6g=4683>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:==0Z<68:3y'705=981/?8<5109~yx{P60>09w)=:3;32?!52:3;:7psr}:k17g<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>l4V0:4>7}#;<91=6*<5382?x{zu2c9?n4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966e<^82<6?u+34195>"4=;0:7psr}:k17a<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>j4V0:4>7}#;<91=6*<5382?x{zu2c9?h4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966c<^82<6?u+34195>"4=;0:7psr}:k17c<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>h4V0:4>7}#;<91=6*<5382?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a532=83<1<7>t$231>7e53A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6g=4183>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=92.89?4>;|~y>o5<80;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52538R4>02;q/?8=51:&017<63twvq6g=4383>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=80Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm17794?4=83:p(>?=:bg8L66?3`88;7>5$231>75032e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a530=8391<7>t$231>21<@::37d<<8;29 6752;9<7[=>4;3xH67128q]=>:52z&1gd<5;11]=5952z&016>7j4}|~?l4413:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=389U5=1=:r.89>4k;%166?b4;3xH67128q]=>:52z&1gd<5k:1]=5952z&016<63-9>>7?4}|~?xd6>>0;6>4?:1y'744=?>1C?=64i31;>5<#;881>>94V237>4}K;8<1=vX>3581!4di38846X>8681!52;330(>;=:89~yx{4;3xH67128q]=>:52z&1gd<5;01]=5952z&016<692.89?4>1:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb04;>5<4290;w)=>2;54?M5702c9?54?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634201/?8<59:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:038 63528;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th::44?:283>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?774$271><=zutw0e?=6:18'744=::=0D>?>;W120?7|D:;=6{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f40f29086=4?{%126?103A9;46g=3983>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?8645+3409=>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;747<,:?96?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?76c83>6<729q/?<<5769K75>P60>09w)=:3;32?!52:3;:7psr}:k17<<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:89'704=12wvqp5`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj86F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86<5+34095>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;74=#;<81=6sr}|9j616=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:?;W3;3?4|,:?86<5+34095>{zut1b>9?50;&057<5;>1]?<:51zN053<6s_;8877263_;3;74=#;<81=6sr}|9j614=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:=;W3;3?4|,:?86<5+34095>{zut1b>9=50;&057<5;>1]?<:51zN053<6s_;8877243_;3;74=#;<81=6sr}|9l6f5=83.8=?4=c29U742=9rF8=;4>{W300?4|,;ij6?m<;W3;3?4|,:?86<5+34095>{zut1vn<8k:181>5<7s-9:>7mj;I13<>o5;>0;6)=>2;003>=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb04f>5<4290;w)=>2;54?M5702c9?54?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634201/?8<59:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:038 63528;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th::k4?:283>5}#;881;:5G31:8m75?290/?<<52258R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7?>;%166?763twvq6g=3883>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?8645+3409=>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f41729086=4?{%126?103A9;46g=3983>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?86474;3xH67128q]=>:52z&1gd<5;01]=5952z&016<>3-9>>774}|~?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?77083>1<729q/?<<52b08L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<5282?!52:3;0qpsr;h00=?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`8105=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:;?4?:383>5}#;881oh5G31:8m750290/?<<52258?j4d;3:1(>?=:3a0?S56<3;p@>?9:0yU562=:r.9ol4=c29U5=1=:r.89>4>;%166?77283>6<729q/?<<5769K75>P60>09w)=:3;f8 6352m1vqps4i31:>5<#;881>>94V237>4}K;8<1=vX>3581!4di38856X>8681!52;3n0(>;=:e9~yx{P60>09w)=:3;38 635281vqps4}c340?6=;3:1N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;747<,:?96?=:314?M5692\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+3419=>"4=;027psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=:;50;194?6|,:;96:94H22;?l4403:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+341954=#;<81=<5r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?774$271><=zutw0c?m<:18'744=:j90Z>?;:0yO740=9r\:?94={%0`e?4d;2\:4:4={%167?7<,:?96<5r}|8yg70>3:1?7>50z&057<0?2B8<55f22:94?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<<8:T2<2<5s-9>?7?>;%166?763twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=12.89?46;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm16594?5=83:p(>?=:658L66?3`8847>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`817==Q91=1>v*<52825>"4=;0:=6sr}|9j66?=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4o3a0>5<#;881>n=4V237>4}K;8<1=vX>3581!4di38h?6X>8681!52;3;0(>;=:09~yx{53;294~"49;0<;6F<099j66>=83.8=?4=369K747<^:;?6P60>09w)=:3;32?!52:3;:7psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<9156*<538:?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a52?=83=1<7>t$231>7e53A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=92.89?4>;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=51:&017<63twvq6g=4183>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=92.89?4>;|~y>o5<80;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52538R4>02;q/?8=51:&017<63twvq6g=4383>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=80Z<68:3y'705=92.89?4>;|~y>o5<:0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52518R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e9>k1<7<50;2x 6752jo0D>>7;h003?6=,:;96?=8;:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=:l50;494?6|,:;96:94H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>46;%166??4;3xH67128q]=>:52z&1gd<5;01]=5952z&016<692.89?4>1:~yx=n:=:1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:363?S7??38p(>;<:038 63528;0qpsr;h075?6=,:;96?=8;W120?7|D:;=6{zut1b>9<50;&057<5;>1C?4}K;8<1=vX>3581!4di38?>6X>8681!52;3;:7)=:2;32?x{zu2e9o>4?:%126?4d;2\8=94>{M122?7|^89?6?u+2bc96f5<^82<6?u+34195>"4=;0:7psr}:a52e=83;:6=4?{%126?103A9;46g=3983>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::20Z<68:3y'705=12.89?46;|~y>o5;00;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522;8R4>02;q/?8=59:&017<>3twvq6g=4183>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=:0Z<68:3y'705=12.89?46;|~y>o5<80;6)=>2;003>N4981]?<:51zN053<6s_;8877263_;3;7<=#;<8156sr}|9j614=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i360>5<#;881>>94H232?S56<3;p@>?9:0yU562=:r.9ol4=429U5=1=:r.89>46;%166??1:T051<6sE9::7?tV017>7}#:jk1>9:4V0:4>7}#;<9156*<538:?x{zu2c9884?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9613<^82<6?u+341954=#;<81=<5r}|8m721290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8103=Q91=1>v*<52825>"4=;0:=6sr}|9j611=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:8;W3;3?4|,:?86<5+34095>{zut1b>>o50;&057<5;>1]?<:51zN053<6s_;88775f3_;3;74=#;<81=6sr}|9j66d=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=m;W3;3?4|,:?86<5+34095>{zut1b>>m50;&057<5;>1]?<:51zN053<6s_;88775d3_;3;74=#;<81=6sr}|9j66b=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=k;W3;3?4|,:?86<5+34095>{zut1b>>k50;&057<5;>1]?<:51zN053<6s_;88775b3_;3;74=#;<81=6sr}|9j66`=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=i;W3;3?4|,:?86<5+34095>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f41c290:=7>50z&057<0?2B8<55f22:94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;937[?77;0x 634201/?8<59:~yx=n::31<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31:?S7??38p(>;<:89'704=12wvqp5f25294?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;0:T2<2<5s-9>?774$271><=zutw0e?:>:18'744=::=0D>?>;W120?7|D:;=67>5$231>7503_9:87?tL235>4}Q9:>1>v*=c`8107=Q91=1>v*<528:?!52:330qpsr;h077?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52518R4>02;q/?8=59:&017<>3twvq6g=4583>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:;;W3;3?4|,:?8645+3409=>{zut1b>9;50;&057<5;>1C?4}K;8<1=vX>3581!4di38?96X>8681!52;330(>;=:89~yx{=6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<51:~yx=n:==1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:364?S7??38p(>;<:038 63528;0qpsr;h00e?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817g=Q91=1>v*<5282?!52:3;0qpsr;h00g?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817a=Q91=1>v*<5282?!52:3;0qpsr;h00a?6=,:;96?=8;W120?7|D:;=65$231>7503_9:87?tL235>4}Q9:>1>v*=c`817c=Q91=1>v*<5282?!52:3;0qpsr;n0`7?6=,:;96?m<;W120?7|D:;=65Y19596~"4=:0:7)=:2;38yx{z3th:;h4?:0394?6|,:;96:94H22;?l4403:1(>?=:314?S56<3;p@>?9:0yU562=:r.9ol4=399U5=1=:r.89>46;%166??4;3xH67128q]=>:52z&1gd<5;01]=5952z&016<>3-9>>774}|~?l4383:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9616<^82<6?u+3419=>"4=;027psr}:k104<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:362?S7??38p(>;<:89'704=12wvqp5f25094?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>97[?77;0x 634201/?8<59:~yx=n:=91<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43;2\:4:4={%167??<,:?9645r}|8m723290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8101=Q91=1>v*<528:?!52:330qpsr;h071?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52578R4>02;q/?8=59:&017<>3twvq6g=4783>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:=<0Z<68:3y'705=981/?8<5109~yx{<6=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<>1]=5952z&016<692.89?4>1:~yx=n::k1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31b?S7??38p(>;<:09'704=92wvqp5f22`94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9i7[?77;0x 634281/?8<51:~yx=n::i1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31`?S7??38p(>;<:09'704=92wvqp5f22f94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9o7[?77;0x 634281/?8<51:~yx=n::o1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:31f?S7??38p(>;<:09'704=92wvqp5f22d94?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;9m7[?77;0x 634281/?8<51:~yx=h:j91<7*<1381g6=Q;8>1=vB<1782S74<38p(?mn:3a0?S7??38p(>;<:09'704=92wvqp5rb05e>5<2290;w)=>2;0`6>N4811b>>650;&057<5;>1]?<:51zN053<6s_;88775?3_;3;74=#;<81=6sr}|9j66?=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=6;W3;3?4|,:?86<5+34095>{zut1b>9>50;&057<5;>1]?<:51zN053<6s_;8877273_;3;74=#;<81=6sr}|9j617=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:>;W3;3?4|,:?86<5+34095>{zut1d>n=50;&057<5k:1]?<:51zN053<6s_;8877e43_;3;74=#;<81=6sr}|9~f4>729096=4?{%126?eb3A9;46g=3683>!56:388;65`2b194?"49;09o>5Y30695~J49?0:w[?<4;0x 7ef2;i87[?77;0x 634281/?8<51:~yx=zj82:6=4>1;294~"49;0<;6F<099j66>=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?=7;W3;3?4|,:?8645+3409=>{zut1b>>750;&057<5;>1]?<:51zN053<6s_;88775>3_;3;7<=#;<8156sr}|9j616=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?:?;W3;3?4|,:?8645+3409=>{zut1b>9?50;&057<5;>1C?4}K;8<1=vX>3581!4di38?=6X>8681!52;330(>;=:89~yx{96=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<;1]=5952z&016<>3-9>>774}|~?l43;3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9615<^82<6?u+3419=>"4=;027psr}:k101<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:367?S7??38p(>;<:89'704=12wvqp5f25794?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>>7[?77;0x 63428;0(>;=:038yx{z3`8?:7>5$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=<0Z<68:3y'705=981/?8<5109~yx{<6=4+3009661<^:;?6P60>09w)=:3;32?!52:3;:7psr}:k17d<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>o4V0:4>7}#;<91=6*<5382?x{zu2c9?o4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966d<^82<6?u+34195>"4=;0:7psr}:k17f<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>m4V0:4>7}#;<91=6*<5382?x{zu2c9?i4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966b<^82<6?u+34195>"4=;0:7psr}:k17`<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>k4V0:4>7}#;<91=6*<5382?x{zu2c9?k4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966`<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wi=5<50;32>5<7s-9:>798;I13<>o5;10;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522:8R4>02;q/?8=59:&017<>3twvq6g=3883>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::30Z<68:3y'705=12.89?46;|~y>o5<90;6)=>2;003>N4981]?<:51zN053<6s_;8877273_;3;7<=#;<8156sr}|9j617=83.8=?4=369K747<^:;?6P60>09w)=:3;;8 635201vqps4i361>5<#;881>>94V237>4}K;8<1=vX>3581!4di38?>6X>8681!52;330(>;=:89~yx{86=4+3009661<@:;:7[=>4;3xH67128q]=>:52z&1gd<5<:1]=5952z&016<>3-9>>774}|~?l43<3:1(>?=:314?M5692\8=94>{M122?7|^89?6?u+2bc9612<^82<6?u+3419=>"4=;027psr}:k100<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:366?S7??38p(>;<:89'704=12wvqp5f25494?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;6:T2<2<5s-9>?7?>;%166?763twvq6g=4683>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=:==0Z<68:3y'705=981/?8<5109~yx{P60>09w)=:3;38 635281vqps4i31a>5<#;881>>94V237>4}K;8<1=vX>3581!4di388n6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i31g>5<#;881>>94V237>4}K;8<1=vX>3581!4di388h6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4i31e>5<#;881>>94V237>4}K;8<1=vX>3581!4di388j6X>8681!52;3;0(>;=:09~yx{P60>09w)=:3;38 635281vqps4}c3;7?6=980;6=u+300932=O;920e?=7:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4402\:4:4={%167??<,:?9645r}|8m75>290/?<<52258R67328qG?<851zT271<5s-8hm7<<9:T2<2<5s-9>?774$271><=zutw0e?:?:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?4382\:4:4={%167??<,:?9645r}|8m726290/?<<52258R67328qG?<851zT271<5s-8hm7<;1:T2<2<5s-9>?774$271><=zutw0e?:=:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=90Z<68:3y'705=12.89?46;|~y>o5<=0;6)=>2;003>N4981]?<:51zN053<6s_;8877233_;3;7<=#;<8156sr}|9j613=83.8=?4=369U742=9rF8=;4>{W300?4|,;ij6?::;W3;3?4|,:?8645+3409=>{zut1b>9850;&057<5;>1C?4}K;8<1=vX>3581!4di38?:6X>8681!52;3;:7)=:2;32?x{zu2c98:4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9611<^82<6?u+341954=#;<81=<5r}|8m75f290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?>;%166?763twvq6g=3c83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::h0Z<68:3y'705=92.89?4>;|~y>o5;j0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522a8R4>02;q/?8=51:&017<63twvq6g=3e83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::n0Z<68:3y'705=92.89?4>;|~y>o5;l0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522g8R4>02;q/?8=51:&017<63twvq6g=3g83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::l0Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm19694?76290;w)=>2;54?M5702c9?54?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+3419=>"4=;027psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<9156*<538:?x{zu2c98=4?:%126?44?2B8=<5Y30695~J49?0:w[?<4;0x 7ef2;>;7[?77;0x 634201/?8<59:~yx=n:=;1<7*<138172=Q;8>1=vB<1782S74<38p(?mn:362?S7??38p(>;<:89'704=12wvqp5f25094?"49;09?:5Y30695~J49?0:w[?<4;0x 7ef2;>97[?77;0x 634201/?8<59:~yx=n:=91<7*<138172=O;8;0Z>?;:0yO740=9r\:?94={%0`e?43;2\:4:4={%167??<,:?9645r}|8m723290/?<<52258L6763_9:87?tL235>4}Q9:>1>v*=c`8101=Q91=1>v*<528:?!52:330qpsr;h071?6=,:;96?=8;I125>P49=0:wA=>6;3xR4532;q/>no52578R4>02;q/?8=59:&017<>3twvq6g=4783>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?:9;W3;3?4|,:?8645+3409=>{zut1b>9950;&057<5;>1C?4}K;8<1=vX>3581!4di38?;6X>8681!52;3;:7)=:2;32?x{zu2c9?l4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966g<^82<6?u+341954=#;<81=<5r}|8m75e290/?<<52258R67328qG?<851zT271<5s-8hm7<?7?>;%166?763twvq6g=3b83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::i0Z<68:3y'705=92.89?4>;|~y>o5;m0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522f8R4>02;q/?8=51:&017<63twvq6g=3d83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::o0Z<68:3y'705=92.89?4>;|~y>o5;o0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522d8R4>02;q/?8=51:&017<63twvq6a=c283>!56:38h?6X<1582I56>3;pZ<=;:3y'6fg=:j90Z<68:3y'705=92.89?4>;|~y>{e91?1<7?>:183!56:3=<7E=?8:k17=<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>64V0:4>7}#;<9156*<538:?x{zu2c9?44?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966?<^82<6?u+3419=>"4=;027psr}:k105<72-9:>7<<7:J054=Q;8>1=vB<1782S74<38p(?mn:363?S7??38p(>;<:89'704=12wvqp5f25394?"49;09?:5G3038R67328qG?<851zT271<5s-8hm7<;1:T2<2<5s-9>?774$271><=zutw0e?:=:18'744=::=0D>?>;W120?7|D:;=65$231>7503A9:=6X<1582I56>3;pZ<=;:3y'6fg=:=90Z<68:3y'705=12.89?46;|~y>o5<=0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no52568R4>02;q/?8=59:&017<>3twvq6g=4483>!56:388;6F<109U742=9rF8=;4>{W300?4|,;ij6?::;W3;3?4|,:?8645+3409=>{zut1b>9850;&057<5;>1]?<:51zN053<6s_;8877213_;3;7<=#;<8156sr}|9j611=83.8=?4=369K747<^:;?6P60>09w)=:3;32?!52:3;:7psr}:k17d<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>o4V0:4>7}#;<91=<5+340954=zutw0e?=m:18'744=::=0Z>?;:0yO740=9r\:?94={%0`e?44j2\:4:4={%167?763-9>>7?>;|~y>o5;j0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522a8R4>02;q/?8=51:&017<63twvq6g=3e83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::n0Z<68:3y'705=92.89?4>;|~y>o5;l0;6)=>2;003>P49=0:wA=>6;3xR4532;q/>no522g8R4>02;q/?8=51:&017<63twvq6g=3g83>!56:388;6X<1582I56>3;pZ<=;:3y'6fg=::l0Z<68:3y'705=92.89?4>;|~y>i5k:0;6)=>2;0`7>P49=0:wA=>6;3xR4532;q/>no52b18R4>02;q/?8=51:&017<63twvq6sm19494?0=83:p(>?=:3a1?M5702c9?54?:%126?44?2\8=94>{M122?7|^89?6?u+2bc966><^82<6?u+34195>"4=;0:7psr}:k17<<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>>74V0:4>7}#;<91=6*<5382?x{zu2c98=4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9616<^82<6?u+34195>"4=;0:7psr}:k104<72-9:>7<<7:T051<6sE9::7?tV017>7}#:jk1>9?4V0:4>7}#;<91=6*<5382?x{zu2c98?4?:%126?44?2\8=94>{M122?7|^89?6?u+2bc9614<^82<6?u+34195>"4=;0:7psr}:m1g6<72-9:>77}#:jk1>n=4V0:4>7}#;<91=6*<5382?x{zu2wx>nl50;6x97ed2;i?7S16=5752258yv4dl3:19hu22bf96f5<5ok1>>64=g`966><5oi1>>64=gf966><5lh1>>64=da966><5ln1>>64=dg966><58:26?=7;<33e?44027:55e=::2011c817==:98i1>>64=`1966><5h>1>>64=`4966><5ho1>>64=`d966><5k=1>>64=c:966><58k26?=7;<3bf?44027:h84=399>5a1=::201>64=0`7>75?34;i:7<<8:?2fc<5;116=n?522:894ef2;9370?lc;00<>;6mj09?5521dg966><58om6?=7;<3e4?44027:jo4=399>5c`=::201?hj:31;?84an388463=28817==:::81>>64=317>75?348nh7<<8:?1a`<5;116>hh522:897`72;9370<82;00<>;5?:09?552266966><5;=>6?=7;<027?440279=94=399>643=::201??9:31;?846?388463>42817==:9=>1>>64=066>75?34;?:7<<8:?202<5;116=9l522:8942d2;9370?;d;00<>;6<58?96?=7;<367?44027:994=399>50>=::201<;6:31;?872i388463>5c817==:9>64=07e>75?34;=<7<<8:?224<5;116=;<522:894042;9370?8b;00<>;6?j09?55216f966><58=n6?=7;<3;5?44027:4?4=399>5=5=::201<6;:31;?87?=38846s|19;94?2|58226?m<;<:g>75?343>6?=7;<;g>75?3ty9j84?:2y>6c0=:j>0R?h:;<0e3?44?2wx>k950;7g84a?38h?63ic;00=>;al388563jb;00=>;bk388563jd;00=>;bm388563>08817<=:99k1>>74=02a>75>34;;o7<<9:?25<<5;016=;6l?09?5521e5966?<58o:6?=7;<3f6?441279>=4=389>5g3=::201c0817<=:9jh1>>64=0a`>75>34;ni7<<9:?2ac<5;016=k>522;894`d2;9370?ie;00<>;6no09?4522gd966?<5;826?=6;<006?441279?94=389>6`b=::301?kj:31:?84bn388563=f1817<=::k21>>64=37;>75?348=>7<<8:?12d<5;116>:6522:897152;9270<83;00=>;5?=09?452267966?<5;2;6?=7;<0;6<>=::201?o?:31;?84f0388463=b1817==::891>>74=337>75>348:97<<9:?153<5;016><9522;8967a2;9370==5;00<>;4:k09?552323966><58>86?=6;<373?44127:8o4=389>51e=::301<:k:31:?873m388563>4g817<=:9<81>>74=070>75>34;>87<<9:?21=<5;016=8o522;8943e2;9270?:c;00=>;6=o09?452171966?<58=h6?=6;<34`?44127:;h4=389>5=7=::301<6=:31:?87?;388563>85817<=:91?1>>74}r43>5<4s4<:6?m;;_43?8e62;9<7p}l1;2971}:k809o>52fb8105=:mk098=52eb8105=:mm098=5211;9616<58:j6?:?;<33f?43827:=n4=419>e1<5<916m;4=419>ec<5<916n54=419>5dg=::301388563>d68105=:9l;1>>74=0g1>72734;i97<<9:?2f3<5<916=n>522;894e62;>;70?lb;00=>;6kj098=521dg9616<58om6?:?;<3e4?43827:jn4=389>5cc=::3019>4=3ge>727348:;5252897742;>;70<>7;074>;6<>098=5215`9616<58>m6?:?;<366?43827:9>4=419>502=:=:01<8<:363?870k38?<63>808105=:9191>9>4=0:7>72734;397<;0:p2g<72:q6:n4=c59]2g=:k?09?:5rsb494?5es4i=6?m<;72634lo6?:?;72634oh6?:>;72634on6?:?;<33=?43927:55d=:=;01<>l:363?876k38?=63n6;075>;6ih098=521``9617<58n=6?:?;<3g3?43927:i<4=419>5`4=:=;0138?=63>c18105=:9j;1>9?4=0aa>72734;ho7<;1:?2b5<5<816=km5252894`b2;>;70?if;075>;5no098<522df9617<5;om6?:>;<0e4?438279;?4=419>625=:=;01?9::362?846;38?=63=158105=::8?1>9>4=335>727348:;7<;1:?202<5<816=9l52538942d2;>;70?;d;074>;6;<367?43927:994=409>50g=:=:01<;m:363?871;38?=63>7e8105=:9>o1>9>4=0:1>72734;3?7<;1:?2<1<5<816=5;52538yv162908w09=:3a7?[1634i26?=8;|q`=?6=<:q6o44=c29>bf<5<;16ji4=409>af<5<;16ii4=439>a`<5<816==752508946f2;>970??b;076>;68j098<5210a9614<5h>1>9?4=`49614<5hl1>9?4=c:9617<58kj6?:>;<3bf?43:27:h;4=409>5a1=:=801:362?87b:38?>63>b48104=:9k<1>9<4=0a3>72634;h=7<;2:?2gg<5<816=nm5250894cb2;>:70?jf;075>;6n9098?521ga9617<58ln6?:>;<3eb?43:279jk4=439>6`b=:=801?kj:362?84bn38?>63=f18104=::>81>9?4=350>725348<87<;1:?130<5<;16><=5250897732;>:70<>5;075>;59?098<522059614<58><6?:=;<37f?43:27:8n4=409>51b=:=;01<:j:362?872:38?>63>528107=:9<>1>9<4=07b>72634;>n7<;1:?21f<5<916=;=52508941d2;>:70?8d;075>;6?l098<521939617<58296?:>;<3;7?43:27:494=439>5=3=:=80q~9<:1808132;i?7S9<;7503tyhm7>53by>gd<5k:16jn4=429>ba<5<;16io4=439>a`<5<;16==l52518946d2;>970?>c;077>;f<38?>63n6;077>;fn38?>63m8;076>;6ih098?521``9615<58n=6?:=;<3g3?43;27:i<4=439>5`4=:=90138??63>c18107=:9j;1>9=4=0aa>72534;ho7<;3:?2a`<5<;16=hh5250894`72;>870?ic;076>;6nl098?521gd9615<5;lm6?:<;<0f`?43;279ih4=439>6``=:=901?h?:361?840;38??63=758107=::>?1>9=4=330>724348:87<;2:?150<5<;16><85250897702;>870?;c;076>;6m6?:=;<366?43;27:9>4=429>502=:=901<;l:362?871;38??63>7b8107=:9>n1>9<4=05f>72534;3=7<;2:?2<7<5<;16=5=5251894>32;>870?75;077>{t>m0;6>u26d81g1=Y>m16o:4=369~wf1=83>9w0m8:3a0?8`d2;>?70hk:360?8ce2;>870kl:360?8cc2;>870kj:360?877138??63>0`8106=:99h1>9:4=02`>72434;:o7<;4:?b0?43;27j:7<;4:?bb?43;27i47<;3:?2ed<5<:16=ll5256894b12;>870?k7;070>;6m8098>521d09612<58h>6?:<;<3a2?43<27:o=4=429>5f7=:=>01ed8106=:9ll1>9=4=0d3>72334;mo7<;3:?2b`<5<:16=kh5256897`a2;>?70;5ml098>522dd9612<5;l;6?:<;<046?43:279;>4=459>622=:=901??<:367?846<38??63=148106=::8<1>9=4=064>72434;?n7<;3:?20f<5<:16=9j52518942b2;>870?;f;077>;6=;0989521419612<58??6?:;;<36e?43:27:9o4=439>50e=:=801<8<:367?870k38??63>7e8106=:9>o1>9=4=0:2>72434;3>7<;3:?2<1<5<=16=5;52568yv1>2908w09n:3a7?[1>34=i6?=8;|q4f?6===q6;o4=c29>bd<5;016jn4=449>ba<5<=16io4=459>af<5<=16ii4=459>a`<5<=16==752568946f2;>?70??b;071>;68j09895210c966?<58;h6?::;<:4>75?342<6?=6;<:e>75?342m6?=6;<;4>75?343<6?=6;72334k=6?::;72334h36?:;;<3be?43<27:mo4=449>5a0=:=>01e38100=::;:1>9>4=0`6>72334;i:7<;5:?2g5<5<=16=n?5257894ee2;>?70?lc;071>;6ml0989521dd9612<58l;6?::;<3eg?43<27:jh4=459>5c`=:=?01?hi:366?8>42;9370<=9;074>;5;;098=522269616<5;oo6?::;<0fa?43<279ik4=449>6c6=:=>01?9=:360?840;38?963=758101=::>?1>9:4=330>722348:87<;4:?150<5<=16><85256897702;>?70?;4;00=>;6<>09895215`9612<58>h6?:;;<37`?43<27:8h4=459>51`=:=>01<;=:366?872;38?963>558100=:99=4=07a>72434;>o7<;3:?225<5;016=;=52578941d2;>?70?8d;070>;6?l0989521939612<58296?:;;<3;7?43<27:494=449>5=3=:=?0q~8i:1808172;i?7S8i;7503tyh47>53by>g=<5k:16ji4=449>ag<5<<16in4=449>aa<5<<16ih4=449>55?=:=?01<>n:366?877k38?963n4;071>;f>38?:63nf;071>;e038?963>a`8100=:9hh1>984=0f5>72234;o;7<;6:?2a4<5<<16=h<5254894d22;>>70?m6;072>;6k90988521b39610<58ii6?::;<3`g?43>27:ih4=449>5``=:=?01fd8100=:9ol1>984=3de>721348nh7<;6:?1a`<5<<16>k>5257897152;>?70<84;071>;5?<0988522069613<5;;>6?::;<022?43=279=:4=449>511=:=?01<:m:366?873k38?963>4e8100=:9=o1>9;4=06e>72234;>>7<;6:?216<5?70?:b;070>;6=j09895216f9613<58=n6?::;<3;6?43=27:4>4=449>5=2=:=<01<6::365?xu0k3:1?v38d;0`0>X0k27aa<5;h1v>>::180857>38h86P<049>751=::=0q~=?7;2950}:;9=1>n=4=`6966g<5h<1>>m4=`d966d<5k21>>m4=0cb>75e34;jn7<;6j<09?o521c4966e<58i;6?=m;<3`5?44k27:oo4=3c9>5fe=::i01fg817f=::ol1>>m4}r4:>5<4s4>74=21:>75>34;=;7<<8:?22=<5;11v;850;1x931=:j>0R;84=b696617e43498;7<;0:?07=<5<916?>752528940>2;9370?9a;00<>{t>=0;6>u26481g1=Y>=16o>4=369~wf5=83:70=<8;075>;4;0098<5232`966><58j7;d8388;6s|c183>3}:k909o>523259614<5:936?:=;<10=?43:278854=399>71?=::20q~?=d;290~;5jm09?:5213g96f2{t:kn1<7=t=3`g>7e434;jm7<2;9<70k<:3a7?[c534o96?m<;|q1f<<72:q6>o752b1894b12;9h70?k7;00`>{tn80;69u22cc9661<5o81>n:4^g389c7=:j90q~521d3966e<58o96?=k;|q26c<72=q6>ok5225894572;i?7S?=f:?26c<5k:1v?lj:18084em38h?63>b4817f=:9k<1>>j4}rff>5<3s48ij7<<7:?gb?4d<2Toi63ke;0`7>{t:kl1<7=t=3`e>7e434;h<7<50;6x97372;9<70k>:3a7?[c734o;6?m<;|q115<72:q6>8>52b1894ee2;9h70?lc;00`>{t99:1<7:t=3`a>75034;;=7n=4}r0af?6=;r79no4=c29>5cc=::i01;69909o>5rs3``>5<4s48io7>94}rag>5<1s4io6?m<;<103?43;278?54=429>76?=:=901>:::31;?853=38856s|d183>6}:l809o95Qd19>`7<5;>1vi<50;1x9a4=:j901>:j:31;?853m38856s|d283>6}:l=09o95Qd29>`0<5;>1vi;50;1x9a3=:j901>:k:31;?853l38856s|5983>6}:=009o95Q599>fa<5;>1voj50;4x9gb=:j901>=8:367?854038?863<388101=:9>>1>>74=056>75>3ty=>7>53z?57?4d<2T=>63l2;003>{tk;0;6;u2c381g6=:;:=1>9;4=21;>722349857<;5:?22c<5;016=:>522;8yv3f2908w0;m:3a7?[3f34hn6?=8;|qaa?6=>r7ii7652548965>2;>=70?9b;00=>;6??09?45rs4a94?5|5n:4^4a89g`=::=0q~li:1858da2;i870=<7;073>;4;1098:5232;9611<58=<6?=6;<3433<5k=1U;85218096617>53z?2=7<5k:16=48522:894?12;927p}:0;297~;2938h86P:0:?2==<5;>1v<77:18087>038h?63>9b817==:90i1>>74}r71>5<4s4?86?m;;_71?87>m388;6s|18g94?5|583n6?m<;<3b6?44027:m?4=389~w02=839p18;52b68Z02<5kh1>>94}r`a>5<4s4hi6?m<;<03g?440279>94}r``>5<4s4hh6?m<;<054?440279:=4=389~w45?2909w0h>:314?874038h?6s|12;94?4|5o;1hl5212;96f552z?f6?44?27:?84=c29~w4512909w0k=:ec894512;i87p}>3c83>7}:99:1>>94=01a>7e43ty:?n4?:3y>556=lh16=>m52b18yv74m3:1>v3>118172=:9:o1>n=4}r30b?6=:r7:==4ka:?27c<5k:1v?<<:180845<38h86P=229>675=:j90q~<=5;296~;5::09?:5223796f553z?16a<5k=1U>?m4=30`>7e43ty9>h4?:3y>67e=::=01?u22d496f270{t:l=1<7750348n;77e43ty99<4?:3y>57b=::=01?;>:3a0?xu5=;0;6?u213f9`d=::<81>n=4}r31f?6=;r7:>n4=c59]57d<588i6?m<;|q11<<72;q6=?l52258973>2;i87p}=5`83>7}:9;h1hl5224c96f57e33Wnh70jl:3a0?xu5>:0;6?u2db8172=::?91>n=4}r050?6=:r7oo7jn;<050?4d;2wx=?750;1x944f2;i?7S?=9:?26<<5k:1v?8m:1818751388;63=6c81g6=z{;:4=c29~w71>2909w0?=7;003>;5?009o>5rs35b>5<5s4;9;7jn;<04e?4d;2wx=?;50;1x94412;i?7S?=5:?260<5k:1v?6>:181875=388;63=8081g6=z{;296=4={<311?bf3483>7>4=c29~w7>>2909w0?=3;003>;50009o>5rs3:b>5<5s4;9?7jn;<0;e?4d;2wx=??50;1x94452;i?7S?=1:?264<5k:1v?7>:1818759388;63=9081g6=z{;396=4={<315?bf3482>72909w0?>f;003>;51009o>5rs3;b>5<5s4;:j7jn;<0:e?4d;2wx>l?50;0x9`6=::=01?o>:3a0?xu5i;0;6?u2e18ge>;5i;09o>5rs3c:>5<5s4nn6?=8;<0b=?4d;2wx>lo50;0x9ac=lh16>lo52b18yv7?j3:1?v3>8b81g1=Y91h01<6m:3a0?xu61:0;6?u219`9661<58386?m<;|q2c34;3h7138h?6s|18294?5|583:6?m;;_3:4>;61909o>5rs0;e>5<5s4;2<7<<7:?2=c<5k:1v?>;:180847=38h86P=059>652=:j90q~53z?14=<5k=1U>=94=324>7e43ty9651=::=01?>j:3a0?xu6;80;6>u212096f2{t:m21<7750348o47:ec897b>2;i87p}=d083>6}::m81>n:4^3f2?84c938h?6s|2d294?4|5;n:6?=8;<0f4?4d;2wx>nk50;1x97ea2;i?7Sn=4}rd0>5<4s4l86?m<;<11=?440278>44=389~wc3=838p1kk522589c3=:j90q~h;:1818`b2m=01k:52b18yv7?i3:1?8u219c96f5<5oo1>k64=gg96c2<5ll1>k64=dd96c2<58:o6?h7;<33`?4a<27:=i4=f99>54b=:o>015j522;89=e=:o2014;522;89<2=:o2014j522;89=:o>01o?52g:89g7=:o>01oo52g:89gg=:o>01d881b==:9m31>k:4=0g7>7`?34;n87?<52g6894d?2;l370?m8;0e0>;6k:09j5521b196c2<58in6?h7;<3`a?4a<27:j>4=f99>5c5=:o>01?>=:3d;?847:38m863<0081b==:;9;1>k:4=21g>7`?3498h7;5;?09j55222496c2<5;l86?h7;<0e7?4a<2wx?=o50;36g~;48h09o>52fd8g2>;ak388n63ic;00g>;ak388h63ic;00a>;ak388j63id;00f>;al388o63id;00`>;al388i63id;00b>;bn3n=70km:31b?8ce2;9i70km:31`?8ce2;9o70km:31f?8ce2;9m70kl:31a?8cd2;9h70kl:31g?8cd2;9n70kl:31e?8cc2;9i70kk:31`?8cc2;9o70kk:31f?8cc2;9m70kj:31a?8cb2;9h70kj:31g?8cb2;9n70kj:31e?877l3n=70??9;00e>;68009?o5211;966e<58:26?=k;<33=?44m27:<44=3g9>55g=::k01<>n:31a?877i388o63>0`817a=:99k1>>k4=02b>75a34;;n7<;68j09?n5211a966b<58:h6?=j;<33g?44n27:=i4k6:?25f<5;h16=c;00`>;69j09?h5210a966`<51i1h;52958g2>;>k3n=70o7:e489d2=::h01l:522a89d2=::n01l:522g89d2=::l01l8522d89g7=l?16mk4=3b9>ec<5;m16mk4=3d9>ec<5;o16nl4k6:?a388i63>d7817c=:9m=1>>h4=0g7>a0<58o:6?=j;<3f5?44n27:i?4=3g9>674=l?16=o65d79>5g3=::o01388j63>c28g2>;6k909?h521b2966`<58i:6?=i;<3`a?b134;hn7<ed817a=:9lo1>>k4=0gf>75a34;nj7<;6n909?n521g2966b<58l;6?=j;<3e4?44n279;6no09?k523139`3=::ol1>>j4=3de>75b348mj7<278?:4=3`9>761=::h01>=8:31`?854?388h63<36817`=:;:=1>>h4=21;>75f349847<6522f8965?2;9n70=<8;00b>;4;009?l5232;966d<5:926?=l;<10=?44l278?44=3d9>76?=::l01>:m:e489=3=l?16>?l5d79>660=l?16>k=5d79>6`b=::h01?kk:31`?84bl388h63=ee817`=::ln1>>h4=3gf>75e348ni7<hk522g897cb2;9m70;5mo09?n522dd966b<5;om6?=j;<0fb?44n279j=4=3c9>6c6=::i01?h?:31g?84a8388i63=f1817c=::>81>994=351>75f348<>7<:<522f897152;9n70<82;00b>;5?:09?l52261966d<5;=86?=l;<047?44l279;>4=3d9>625=::l01?9;:31b?840<388n63=75817f=::>>1>>j4=357>75b348<87<:;522a897122;9o70<85;00a>;5?<09?k52201966g<5;;86?=m;<027?44k279=>4=3e9>645=::o01??<:31e?846<388m63=15817g=::8>1>>m4=337>75c348:87<<;522c897722;9i70<>5;00g>;59<09?i52207966c<5;;>6?=i;<022?44i279=;4=3c9>640=::i01??9:31g?846>388i63=17817c=::8=1>>l4=334>75d348:;7<<9522d894202;9j70?;7;00f>;6<>09?n52155966b<58><6?=j;<373?44n27:8o4=3`9>51d=::h01<:m:31`?873j388h63>4c817`=:9=h1>>h4=06`>75f34;?o7<;6o6?=l;<37`?44l27:8i4=3d9>51b=::l01<:j:31b?873m388n63>4d817f=:9=o1>>j4=06f>75b34;?i7<;6504=::l01<;<:31a?872;388o63>52817a=:9<91>>k4=070>75a34;>87<;6=h09?l5214c966d<58?j6?=l;<36e?44l27:9l4=3d9>50g=::l01<;m:364?872j388m63>5c817g=:9

>m4=07a>75c34;>n7<;6=j09?n5214a966b<58?h6?=j;<36g?44n27::>4=3c9>535=::i01<8<:31g?871;388i63>62817c=:9>i1>994=05`>75f34;;6?m09?l5216f966d<58=o6?=l;<34`?44l27:;i4=3d9>52b=::l01<9j:31b?870m388n63>7d817f=:9>o1>>j4=05f>75b34;62;9h70?71;00`>;60809?h52193966`<58296?=n;<3;6?44j27:4?4=3b9>5=4=::n01<6=:31f?87?:388j63>82817g=:9191>>m4=0:0>75c34;3?7<32;9o70?74;00a>;60=09?k52197966e<582>6?=k;<3;1?44m27:484=3g9~wc0=838p1k;522:89c0=:j90q~h8:1818`22;9270h8:3a0?xu6=?0;6>u2f9817==:n109?45214496f57e434l<6?=7;|q134<72:q6j44=399>b<<5;016>:?52b18yv`>2909w0h6:3a0?8`02;927p}>3`83>0}:nh098=52fc8105=:9:k1>n=4=07;>72734;>57<;2:pbd<72;q6jl4=c29>b2<5<91v>==:187e~;aj388563ic;00e>;al38?;63jb;072>;bk388m63jd;073>;bm38?;63>088102=:99k1>994=02a>72034;;o7<<70?nb;00e>;6l?098:521e5966g<58o:6?:8;<3f6?44i27:n84=469>5g0=::k01cc8102=:9ji1>>o4=0gf>72034;nj7<<70?if;00e>;5no09?l5232096f5<5191>>74=3gg>75f348ni7<;7:?1ac<5;h16>k>5255897152;>=70<83;072>;5?=098:522679611<5;;86?:9;<020?43?279=84=469>640=:=<01??8:364?873=388563>468103=:9=h1>984=06`>72034;?h7<;7:?20`<5<70?:3;073>;6==09?l5214c9610<58?i6?::;<36g?43=27::<4=389>535=:==01<9l:366?870l38?;63>7d8103=:91;1>994=0:1>72034;3?7<;7:?2<1<5;h16=5;522c8yv`e2909w0hm:3a0?8`02;>:7p}7e;2970}:nj098;52fe8103=:mj098;52ee8103=:ml098;5211;9610<58:i6?:9;<33g?43>27:=n4=479><`<5k:16m;4=469>ec<55dg=:=<0138?:63>d68102=:9l;1>984=0g1>72034;i97<;6:?2f3<5<>16=n>5254894e62;><70?lb;072>;6kj098:521dg9610<58om6?:9;<3e4?43?27:jn4=479>5cc=:=<01984=3ge>721348m<7<;6:?131<5:;5254897732;>=70<>7;072>;6m6?:9;<360?43?27:944=389>50g=:=?01<8=:31:?870j388563>7e8103=:91;1>9;4=0:0>72134;387<;7:?2<0<5<>1v4850;378`d2;><70kl:364?877i38?:63>0b8102=:1?09o>52b98102=:9ll1>994=21;>75?348nh7<;7:?1ac<5<>16>:<5257897722;>=70?;6;074>;627:;o4=419>5=7=:=<01<6=:365?xuak3:1>v3ic;0`7>;a?38?>6s|8783>61|5on1>>o4=d`9611<5lo1>>o4=02a>75f34;;o7<5dd=::h01e0817d=:9l81>>l4=0`6>75f34;i:7<;6ml09?l521g2966d<58lh6?=n;<3ea?44i27:jk4=3c9>6c`=::h01>=6:31;?84bm388m63=f1817d=::>91>994=356>75f348:?7<;7:?153<5<>16><9522c894212;>:70?;7;073>;6m6?=n;<366?44i27:9>4=3`9>502=::h01<;6:362?872j38?:63>5b8103=:9?81>9?4=040>75f34;42;9j70?74;00f>;60<09?o5rsgf94?4|5on1>n=4=g59615<7>52gy>b1<5;116j94=389>a0<5;116i84=389>555=::201<><:31:?876;388463>12817<=:1o09?5529g817<=:ih09?552a`817<=:j:09?552b2817<=:9h?1>>64=0c6>75>34;o=7<<8:?2`4<5;016=im522:894bd2;9270<>b;00<>;59k09?4521c2966><58h;6?=6;<3af?44027:no4=389>5f0=::201e6817<=:9o<1>>64=0d5>75>348mm7<<8:?1bd<5;016?>=522:896542;9270=;0;00<>;4<909?45281817==:0909?452234966><5;8=6?=6;<01b?440279>k4=389>6`>=::201?k7:31:?852838h?6s|f183>7}:m=09?:52eg81g6=z{l>1<7=t=d696f5<5:;o6?=7;<12`?4412wxi;4?:3y>ac<5;>16i;4=c29~w`3=838p1hh5d69>a0<5k:1vh950;0x9`0=::201h952b18yvc?2909w0k9:31:?8c?2;i87p}=1383>6}:m009?552e8817<=::881>n=4}rg:>5<5s4o26?m<;75?3ty:8<4?:2y>ad<5;116il4=389>517=:j90q~kn:1818cf2;i870k7:31:?xubj3:1>v3jb;0`7>;b038?<6s|eb83>7}:mj09o>52e98104=z{ln1<79<4}rgf>5<5s4on6?m<;7243ty:554=::=01<>k:3a0?xu68;0;6>u211096f5<5:886?=7;<117?4412wx==:50;0x946c2;9<70??4;0`7>{t9991<7a1<58:86?m<;|q240<72;q6==:522:894622;i87p}>0783>7}:99>1>>74=025>7e43ty:844?:2y>551=::201<>8:31:?873138h?6s|11594?4|58:<6?m<;<332?4402wx=8k50;1x946?2;9370??8;00=>;6=l09o>5rs02;>5<5s4;;476:181877138h?63>078105=z{8:j6=4={<33e?4d;27:<;4=409~w46e2909w0??b;0`7>;68?098?5rs02`>5<5s4;;o71e81g6=z{8;96=4<{<326?4d;278>k4=399>77`=::30q~?>4;296~;69m09?:5210696f552z?25a4=c29~w4722909w0?>4;00<>;69<09o>5rs035>5<5s4;:87<<9:?253<5k:1v<9n:180876?388463>16817<=:9>k1>n=4}r323?6=:r7:=:4=c29>540=::20q~?70;297~;69109?55210:966?<582;6?m<;|q25=<72;q6=<652b1894712;927p}>4183>0}:9831>9>4=03b>72734;:n7<;0:?205<5k:16=:l52508yv7613:1>v3>1881g6=:98<1>9>4}r32e?6=:r7:=l4=c29>540=:=;0q~?>b;296~;69k09o>52104961452z?25f<5k:16=<852518yv>e2909w069:314?8>d2;i87p}7d;296~;?l38h?637c;0e0>{t010;6?u28b8172=:0109o>5rs9594?4|51i1h:528681g6=z{131<7<5131>n=4}r:b>5<5s4236?=6;<:b>7e43ty2i7>54z?;e?440273m7<<9:?:a?4d;27j?7<<9:p=6<72;q64h4=369>=1<5k:1v4;50;0x9<3=:j9014:52g68yv?72909w07;:314?8?72;i87p}7f;296~;><3n<706i:3a0?xu>93:1>v360;00<>;>938h?6s|9383>7}:1909?4529381g6=z{h31<7:t=80966><5081>>74=`;96f5<5ho1>>74}r;a>5<5s43=6?=8;<;`>7e43ty2h7>52z?:`?4d;272o7==<5k:1v4950;0x9165:4=c29~w;>i388563m2;0`7>;e?38856s|a683>7}:1l09?:52a981g6=z{h<1<7n=4}rc6>5<4s4k>6?m<;<3ee?44027:jl4=389~wd6=838p1l6522589d6=:j90q~7i:1818g?2m=014h52b18yvg62909w0o?:31;?8g62;i87p}n2;296~;f8388563n2;0`7>{ti:0;6?u2a281g6=:i;09?55rs`694?4|5h>1>n=4=`0966?56z?b2?44l27:j84=c29>5cd=::30169817<=z{k:1<7n=4}rca>5<5s4h:6?=8;7e43tyjm7>52z?a5?b034kj6?m<;|qbg?6=:r7jn7<<8:?bg?4d;2wxmi4?:3y>eg<5;016mi4=c29~wdc=838p1lk52b189db=::20q~oi:1818ga2;i870ok:31:?xue13:1>v3m2;003>;ei38h?6s|b583>7}:jh09?:52b581g6=z{k91<75rsc794?4|5k>1>>64=c796f575>34h=6?m<;|qa3?6=:r7i;7f=<5k:16n;4=389~w4gd2908w0?n4;003>;6il09?4521`f96f556z?2e1<5k:16=l7522;894gf2;9o70?nb;00a>;6?=09?552167966>52z?2e`<5;116=l852b18yv7fm3:1>v3>ad81g6=:9hn1>>94}r3b1?6=:r7:mi4k7:?2e0<5k:1v388463>a681g6=z{8k36=4={<3b2?44127:m54=c29~w4g>2909w0?n9;0`7>;6i109?55rs0cb>5<5s4;jm7a98105=z{8n36=4<{<3g4?44?27:hl4=389>5a?=:j90q~?k0;292~;6l909o>521e7966?<58n=6?=k;<3g3?44m27::k4=399>526=::20q~?k2;296~;6lh09?5521e096f552z?2`d<5k:16=i752258yv7c93:1>v3>d88g3>;6l809o>5rs0f0>5<5s4;o>7<<8:?2`6<5k:1vd581g6=z{8n>6=4={<3g1?4d;27:h94=399~w4b12909w0?k6;0`7>;6l=09?45rs0f4>5<5s4;o;7e4817<=:9l>1>n=4}r3gf?6=>r7:ho4=c29>5`6=::301:31g?87b:388i63<3c817<=:9?o1>>74}r3g`?6=:r7:i84=399>5ab=:j90q~?j5;296~;6m<09o>521d6966152z?2a1;6ll09o>5rs0fe>5<5s4;oh7<<9:?2`c<5k:1vdg817==z{8o:6=4={<3f5?4d;27:hk4=389~w4c52909w0?j2;0`7>;6lo098=5rs302>5<5s48:m7<<7:?167<5k:1v??n:187846i38h?63=1g817<=::;31>9?4=317>7263ty9=n4?:3y>674=::=01??l:3a0?xu59k0;6?u22309`2=::8h1>n=4}r02`?6=:r79=n4=399>64b=:j90q~<>e;296~;59j09?45220g96f552z?15c<5k:16>n=4=30:>7253488>7<;1:?171<5<;1v?5g>=:j90q~?nf;292~;6io09o>521c6966?<58h>6?=k;<3a2?44m27::o4=399>520=::20q~?m1;296~;6j009?5521c396f552z?2f<<5k:16=o652258yv7e83:1>v3>b98g3>;6j909o>5rs0`1>5<5s4;i=7<<8:?2f7<5k:1vb281g6=z{8h?6=4={<3a0?4d;27:n>4=399~w4d22909w0?m5;0`7>;6j:09?45rs0`5>5<5s4;i:7c5817<=:9j91>n=4}r3ae?6=>r7:nl4=c29>5g`=::30176817==:9>21>>64}r3ag?6=:r7:o94=399>5ge=:j90q~?l4;296~;6k=09o>521b1966152z?2g6;6jm09o>5rs0`f>5<5s4;io7<<9:?2f`<5k:1vbd817==z{8i;6=4={<3`4?4d;27:nh4=389~w4e62909w0?l1;0`7>;6jl098=5rs0ag>5<4s4;h97<<7:?2gc<5;016=nk52b18yv7d=3:1:v3>c481g6=:9jk1>>74=0aa>75c34;ho7<v3>cg817==:9j=1>n=4}r3`b?6=:r7:ok4=c29>5fc=::=0q~?l6;296~;6kl0o;63>c781g6=z{8i36=4={<3`3?44027:o54=c29~w4e>2909w0?l7;00=>;6k009o>5rs0ab>5<5s4;hm7c8817<=z{8ih6=4={<3`g?4d;27:o44=419~w4`52908w0?j6;003>;6n=09?4521g196f556z?2a3<5k:16=hm522;894`b2;9o70?if;00a>;6>009?45217c966?52z?2aa<5;>16=k?52b18yv7bl3:1?v3>ee81g6=:9<=1>>64=074>75>3ty:i54?:3y>5c2=::2015`1=:j90q~?j9;296~;6m109?5521d;96f552z?2a=<5;016=ho52b18yv7al3:1?v3>ec817==:9lh1>>74=0dg>7e43ty:io4?:3y>5`d=:j901eg83>7}:9ll1>n=4=0d2>75>3ty:j=4?:3y>5c6=:j901:363?xu5880;6>u21g79661<5;:86?=6;<036?4d;2wx>=>50;0x94`c2;9<70{t9o=1<775?34;m;7<:3a0?847:388;6s|1g494?4|5;:96i94=0d5>7e43ty:j54?:3y>5c1=::2012;937p}>fc83>7}:9oh1>n=4=0d:>75>3ty:jn4?:3y>5ce=:j9017}::o31>>94=222>7e43ty9j44?:5y>6c?=:j901?hj:31:?853<388463<45817<=z{;li6=4={<135?44?279jo4=c29~w7`f2909w0=?1;f4?84ai38h?6s|2ga94?4|5;li6?=7;<0eg?4d;2wx>kj50;0x97`e2;9270{t:oo1<77e4348mh7<<8:p6c`=838p1?hi:3a0?84al38856s|32a94?4|5:996?=8;<10`?4d;2wx?>l50;0x965f2;9<70={t;:k1<7=t=21b>7e434;=;:181854l388;63<3581g6=z{:986=4={<10`?b03498?7=;:31;?854=38h?6s|32494?4|5:9?6?=6;<102?4d;2wx?>950;0x96502;i870=<6;00<>{t;:21<77e43498:7<<9:p76?=838p1>=6:3a0?854>38?<6s|35c94?4|5:9m6?=8;<17f?4d;2wx?9?50;0x962e2;9<70=;1;0`7>{t;=:1<7a1<5:>;6?m<;|q007<72;q6?9?522:896252;i87p}<4283>7}:;=;1>>74=260>7e43ty8894?:3y>712=:j901>:<:31;?xu4<<0;6?u235796f5<5:>86?=6;|q220<72:q6?98522:896212;9270?95;0`7>{t;=<1<77e4349??7<;0:p524=839p1>:8:31;?853?388563>7381g6=z{:><6=4={<173?4d;2788>4=409~w62?2909w0=;8;0`7>;4<:098?5rs26:>5<5s49?57;5j109?45224:966?<5;<96?=6;<05e?441279;54=389>6=6=::301?67:31:?84>8388563=99817<=::h:1>>74=3c;>75>348i<7<<9:?05c<5;016??;522;8964e2;9270=<1;00=>{t080;6?u2848172=:0809o>5rs9294?4|51?1h:528181g6=z{181<7<5181>n=4}r:0>5<5s42:6?=6;<:0>7e43ty9>l4?:3y>673=::=01?0;6?u223`9661<5;8<6?m<;|q163<72;q6>?l5d69>670=:j90q~<=8;296~;5:>09?55223:96f552z?162<5;016>?752b18yv44=3:1>v3=2d8172=:::<1>n=4}r000?6=:r79?>4=369>662=:j90q~<<3;297~;5;:09o>522d`966><5;oi6?=6;|q175<72;q6>>85225897572;i87p}=2g83>7}:::<1h:5223d96f552z?175<5;116>>?52b18yv44:3:1>v3=31817<=:::81>n=4}r0e6?6=:r79i:4=369>6c5=:j90q~53z?1af<5k:16=9<522:894252;927p}=e883>7}::o91>>94=3g:>7e43ty9i54?:3y>6c5=l>16>h652b18yv4bi3:1>v3=e8817==::lk1>n=4}r0ff?6=:r79i44=389>6`d=:j90q~522g3966>52z?1a`<5k:16>k?522;8yv4bn3:1>v3=eg81g6=::o;1>9>4}r0e4?6=:r79j=4=c29>6c7=:=;0q~52z?1f4<5;>16>o=52b18yv4e03:1>v3=b28172=::k21>n=4}r0a0?6=:r79n:4=369>6g2=:j90q~52z?1f1<5;016>o852b18yv42?3:1>v3=508172=::<=1>n=4}r067?6=:r799?4=369>605=:j90q~<:8;296~;5=:09?:5224:96f587>52z?112<5;>16>8:52b18yv42=3:1>v3=55817==::n=4}r062?6=:r79994=389>600=:j90q~<91;296~;5=009?:5227396f552z?11c<5;>16>;>52b18yv42n3:1?v3=5g81g6=::8;1>>64=332>75>3ty99o4?:3y>60g=::=01?;m:3a0?xu5>;0;6?u224`9661<5;<96?m<;|q11f<72;q6>;?52258973d2;i87p}=5e83>7}::>64=37g>7e43ty99h4?:3y>60e=::301?;j:3a0?xu5>00;6?u22719661<5;<26?m<;|q120<72;q6>;:5225897022;i87p}=6`83>7}::??1>>94=34b>7e43ty9:;4?:3y>63?=::=01?89:3a0?xu5>>0;6?u2274966><5;<<6?m<;|q12=<72;q6>;8522;8970?2;i87p}=7683>7}::?h1>>94=354>7e43ty9;;4?:3y>627=::=01?99:3a0?xu5>m0;6?u227a9661<5;;j52258971?2;i87p}=6d83>7}::>=1>>94=34f>7e43ty9:k4?:3y>63c=::201?8i:3a0?xu5?90;6?u227g966?<5;=;6?m<;|q137<72;q6>:<52b1897112;937p}=7283>7}::>91>n=4=355>75>3ty9;94?:3y>622=:j901?99:363?xu5?<0;6?u226796f5<5;==6?:>;|q13c<72;q6>:752258971a2;i87p}=7c83>7}::>k1>>94=35a>7e43ty94=4?:3y>62d=::=01?6?:3a0?xu5?j0;6?u226d9661<5;=h6?m<;|q13a<72;q6>:m522:8971c2;i87p}=7d83>7}::>i1>>74=35f>7e43ty94:4?:3y>6=7=::=01?68:3a0?xu50:0;6?u22909661<5;286?m<;|q1<=<72;q6>5=5225897>?2;i87p}=8583>7}::1=1>>94=3:7>7e43ty9484?:3y>6=2=::201?6::3a0?xu50?0;6?u2296966?<5;2=6?m<;|q1575225897>a2;i87p}=8c83>7}::1k1>>94=3:a>7e43ty95=4?:3y>6=d=::=01?7?:3a0?xu50j0;6?u229d9661<5;2h6?m<;|q15m522:897>c2;i87p}=8d83>7}::1i1>>74=3:f>7e43ty95:4?:3y>6<7=::=01?78:3a0?xu51:0;6?u22809661<5;386?m<;|q1==<72;q6>4=5225897??2;i87p}=9583>7}::0=1>>94=3;7>7e43ty9584?:3y>6<2=::201?7::3a0?xu51?0;6?u2286966?<5;3=6?m<;|q1=c<72;q6>475225897?a2;i87p}=9c83>7}::0k1>>94=3;a>7e43ty9m=4?:3y>64m522:897?c2;i87p}=9d83>7}::0i1>>74=3;f>7e43ty9m:4?:3y>6d7=::=01?o8:3a0?xu5i:0;6?u22`09661<5;k86?m<;|q1e=<72;q6>l=5225897g?2;i87p}=a583>7}::h=1>>94=3c7>7e43ty9m84?:3y>6d2=::201?o::3a0?xu5i?0;6?u22`6966?<5;k=6?m<;|q1ec<72;q6>l75225897ga2;i87p}=ac83>7}::hk1>>94=3ca>7e43ty9n=4?:3y>6dd=::=01?l?:3a0?xu5ij0;6?u22`d9661<5;kh6?m<;|q1ea<72;q6>lm522:897gc2;i87p}=ad83>7}::hi1>>74=3cf>7e43ty:5:4?:3y>5<5=::=01<78:3a0?xu61=0;6?u21859661<583?6?m<;|q2=0<72;q6=4:522:894?22;i87p}>9783>7}:90>1>>74=0;5>7e43ty:5i4?:3y>59b83>7}:90k1>>74=0;`>7e43ty:m>4?:3y>5<`=::=01522:894g62;i87p}>a383>7}:9h:1>>74=0c1>7e43ty965?=::=01?>k:3a0?xu58h0;6?u221f9661<5;:j6?m<;|q14g<72;q6>=o522:8976e2;i87p}=0b83>7}::9k1>>74=32`>7e43ty9=44?:3y>65c=::=01??6:3a0?xu5910;6?u22009661<5;;36?m<;|q14c<72;q6><752258976a2;i87p}=1183>7}::9l1>>64=333>7e43ty9=<4?:3y>65`=::301??>:3a0?xu59:0;6?u220196f5<5;;36?=7;|q151<72;q6><:52b18977?2;927p}=1483>7}::8?1>n=4=33;>7273ty9=;4?:3y>640=:j901??7:362?xu59>0;6?u220596f5<5;;36?:=;|q1``<72;q6>i65225897bb2;i87p}=d`83>7}::m31>>94=3fb>7e43ty9hk4?:3y>6ag=::=01?ji:3a0?xu5lk0;6?u22eg9661<5;ni6?m<;|q1`f<72;q6>il522:897bd2;i87p}=de83>7}::mh1>>74=3fg>7e43ty9i94?:3y>6`6=::=01?k;:3a0?xu5m80;6?u22d69661<5;o:6?m<;|q1a7<72;q6>h?522:897c52;i87p}=e283>7}::l;1>>74=3g0>7e43ty9h:4?:3y>6a5=::=01?j8:3a0?xu5l=0;6?u22e59661<5;n?6?m<;|q1`0<72;q6>i:522:897b22;i87p}=d783>7}::m>1>>74=3f5>7e43ty88k4?:3y>706=::=01>:i:3a0?xu4h6?m<;|q00a<72;q6?9m522:8962c2;i87p}<4d83>7}:;=i1>>74=26f>7e43ty8=h4?:2y>563=::=01<=8:314?856m38h?6s|12594?3|589<6?m<;<377?43827:894=419>513=:=:01<:9:361?xu49h0;6?u21249661<5:;j6?m<;|q05c<72;q6?7}:;8o1>>94=23a>7e43ty8=n4?:3y>74d=::201>?l:3a0?xu49m0;6?u230`966?<5:;o6?m<;|q061<72:q6=>l52258945c2;9<70==4;0`7>{t9:n1<7;t=01g>7e434;>j7<;0:?225<5<916=;?5252894052;>97p}<2183>7}:9:i1>>94=203>7e43ty8>84?:3y>776=::=01><::3a0?xu4:80;6?u23369661<5:8:6?m<;|q067<72;q6???522:896452;i87p}<2283>7}:;;;1>>74=200>7e43ty8>l4?:2y>56>=::=01<=n:314?855i38h?6s|33494?4|58926?=8;<112?4d;2wx??l50;0x96412;9<70==b;0`7>{t;;=1<77503499;7=838p1><8:31;?855038h?6s|33;94?4|5:8<6?=6;<11=?4d;2wx?>>50;1x945b2;9<70?;0;003>;4;909o>5rs20`>5<5s4;8j7<<7:?06f<5k:1v>=>:181855k388;63<3081g6=z{:8o6=4={<104?44?278>i4=c29~w64b2909w0==d;00<>;4:l09o>5rs20e>5<5s499h7<<9:?06c<5k:1v<:7:1818739388;63>4981g6=z{8>96=4={<376?4d;27:854=399~w4242909w0?;3;0`7>;6<109?45rs067>5<5s4;?87498104=z{8>=6=4={<372?4d;27:854=439~w4202909w0?;7;0`7>;6<1098>5rs073>5<5s4;?57<<7:?215<5k:1v<;>:180873i388463>4`817<=:9<;1>n=4}r37e?6=:r7:8l4=c29>506=::20q~?;b;296~;652142966?52z?20f<5k:16=8>52528yv73l3:1>v3>4e81g6=:9<:1>9?4}r37a?6=:r7:8h4=c29>506=:=80q~?;f;296~;652142961597>52z?214<5;>16=8;52b18yv72:3:1>v3>5381g6=:9>64}r367?6=:r7:9>4=c29>503=::30q~?:4;296~;6==09o>521479616h7>52z?213<5;>16=8j52b18yv72?3:1>v3>5681g6=:9>64}r3650b=::30q~?:9;296~;6=009o>5214f9616m7>52z?21d<5k:16=8j52538yv72j3:1>v3>5c81g6=:99<4}r36g?6=:r7:9n4=c29>50b=:=90q~?94;296~;6=l09?:5217696f5j7>52z?21c<5k:16=;:522:8yv7183:1>v3>6181g6=:9?>1>>74}r355?6=:r7::<4=c29>532=:=:0q~?92;296~;6>;09o>52176961752z?226<5k:16=;:52508yv71k3:1>v3>648172=:9?i1>n=4}r35`?6=;r7::;4=399>530=::301<8k:3a0?xu6>?0;6?u217496f5<586983>7}:9?21>n=4=04`>7273ty::44?:3y>53?=:j901<8l:362?xu6>h0;6?u217c96f5<5887p}>7083>7}:9?n1>>94=052>7e43ty::h4?:3y>53c=:j901<9>:31;?xu6>o0;6?u217d96f5<58=:6?=6;|q235<72;q6=:>52b1894162;>;7p}>7883>7}:9>81>>94=05:>7e43ty:;>4?:3y>525=:j901<96:31;?xu6?=0;6?u216696f5<58=26?=6;|q230<72;q6=:;52b18941>2;>;7p}>7783>7}:9><1>n=4=05:>7263ty:;:4?:3y>521=:j901<96:361?xu6?10;6?u216:96f5<58=26?:<;|q23c<72;q6=:o52258941a2;i87p}>7c83>7}:9>h1>n=4=05e>75?3ty:;n4?:3y>52e=:j901<9i:31:?xu6?m0;6?u216f96f5<58=m6?:?;|q23`<72;q6=:k52b18941a2;>:7p}>8783>7}:91:1>>94=0:5>7e43ty:4<4?:3y>5=7=:j901<69:31;?xu60;0;6?u219096f5<582=6?=6;|q2<6<72;q6=5=52b1894>12;>;7p}>8583>7}:91>1>n=4=0:5>7263ty:484?:3y>5=3=:j901<69:361?x{i;:=36=4>{|l072?=83;pqc=<7`83>4}zf:951zm761d290:wp`<36f94?7|ug98;h4?:0y~j650n3:1=vsa32:3>5<6std8?5?50;3xyk540;0;66;:182xh4;1?1<7?t}o10<3<728qvb>=77;295~{i;:236=4>{|l07=?=83;pqc=<8`83>4}zf:93n7>51zm76>d290:wp`<39f94?7|ug984h4?:0y~j65?n3:1=vsa32;3>5<6std8?4?50;3xyk541;0;67;:182xh4;0?1<7?t}o10=3<728qvb>=67;295~{i;:336=4>{|l074}zf:92n7>51zm76?d290:wp`<38f94?7|ug985h4?:0y~j65>n3:1=vsa32c3>5<6std8?l?50;3xyk54i;0;6o;:182xh4;h?1<7?t}o10e3<728qvb>=n7;295~{i;:k36=4>{|l07d?=83;pqc=4}zf:9jn7>51zm76gd290:wp`<3`f94?7|ug98mh4?:0y~j65fn3:1=vsa32`3>5<6std8?o?50;3xyk54j;0;6l;:182xh4;k?1<7?t}o10f3<728qvb>=m7;295~{i;:h36=4>{|l07g?=83;pqc=4}zf:9in7>51zm76dd290:wp`<3cf94?7|ug98nh4?:0y~j65en3:1=vsa32a3>5<6std8?n?50;3xyk54k;0;6m;:182xh4;j?1<7?t}o10g3<728qvb>=l7;295~{i;:i36=4>{|l07f?=83;pqc=4}zf:9hn7>51zm76ed290:wp`<3bf94?7|ug98oh4?:0y~j65dn3:1=vsa32f3>5<6std8?i?50;3xyk54l;0;6j;:182xh4;m?1<7?t}o10`3<728qvb>=k7;295~{i;:n36=4>{|l07a?=83;pqc=4}zf:9on7>51zm76bd290:wp`<3ef94?7|ug98hh4?:0y~j65cn3:1=vsa32g3>5<6std8?h?50;3xyk54m;0;6k;:182xh4;l?1<7?t}o10a3<728qvb>=j7;295~{i;:o36=4>{|l07`?=83;pqc=4}zf:9nn7>51zm76cd290:wp`<3df94?7|ug98ih4?:0y~j65bn3:1=vsa32d3>5<6std8?k?50;3xyk54n;0;6h;:182xh4;o?1<7?t}o10b3<728qvb>=i7;295~{i;:l36=4>{|l07c?=83;pqc=4}zf:9mn7>51zm76`d290:wp`<3gf94?7|ug98jh4?:0y~j65an3:1=vsa3523>5<6std88=?50;3xyk538;0;6;:182xh4<9?1<7?t}o1743<728qvb>:?7;295~{i;=:36=4>{|l005?=83;pqc=;0`83>4}zf:>;n7>51zm716d290:wp`<41f94?7|ug9?5<6std88:>7;295~{i;=;36=4>{|l004?=83;pqc=;1`83>4}zf:>:n7>51zm717d290:wp`<40f94?7|ug9?=h4?:0y~j626n3:1=vsa3503>5<6std88??50;3xyk53:;0;6:=7;295~{i;=836=4>{|l007?=83;pqc=;2`83>4}zf:>9n7>51zm714d290:wp`<43f94?7|ug9?>h4?:0y~j625n3:1=vsa3513>5<6std88>?50;3xyk53;;0;6:<7;295~{i;=936=4>{|l006?=83;pqc=;3`83>4}zf:>8n7>51zm715d290:wp`<42f94?7|ug9??h4?:0y~j624n3:1=vsa3563>5<6std889?50;3xyk53<;0;6:;7;295~{i;=>36=4>{|l001?=83;pqc=;4`83>4}zf:>?n7>51zm712d290:wp`<45f94?7|ug9?8h4?:0y~j623n3:1=vsa3573>5<6std888?50;3xyk53=;0;6::7;295~{i;=?36=4>{|l000?=83;pqc=;5`83>4}zf:>>n7>51zm713d290:wp`<44f94?7|ug9?9h4?:0y~j622n3:1=vsa3543>5<6std88;?50;3xyk53>;0;6:97;295~{i;=<36=4>{|l003?=83;pqc=;6`83>4}zf:>=n7>51zm710d290:wp`<47f94?7|ug9?:h4?:0y~j621n3:1=vsa3553>5<6std88:?50;3xyk53?;0;6?1<7?t}o1733<728qvb>:87;295~{i;==36=4>{|l002?=83;pqc=;7`83>4}zf:>51zm711d290:wp`<46f94?7|ug9?;h4?:0y~j620n3:1=vsa35:3>5<6std885?50;3xyk530;0;6:77;295~{i;=236=4>{|l00=?=83;pqc=;8`83>4}zf:>3n7>51zm71>d290:wp`<49f94?7|ug9?4h4?:0y~j62?n3:1=vsa35;3>5<6std884?50;3xyk531;0;6:67;295~{i;=336=4>{|l004}zf:>2n7>51zm71?d290:wp`<48f94?7|ug9?5h4?:0y~j62>n3:1=vsa35c3>5<6std88l?50;3xyk53i;0;6:n7;295~{i;=k36=4>{|l00d?=83;pqc=;a`83>4}zf:>jn7>51zm71gd290:wp`<4`f94?7|ug9?mh4?:0y~j62fn3:1=vsa35`3>5<6std88o?50;3xyk53j;0;6:m7;295~{i;=h36=4>{|l00g?=83;pqc=;b`83>4}zf:>in7>51zm71dd290:wp`<4cf94?7|ug9?nh4?:0y~j62en3:1=vsa35a3>5<6std88n?50;3xyk53k;0;6:l7;295~{i;=i36=4>{|l00f?=83;pqc=;c`83>4}zf:>hn7>51zm71ed290:wp`<4bf94?7|ug9?oh4?:0y~j62dn3:1=vsa35f3>5<6std88i?50;3xyk53l;0;6:k7;295~{i;=n36=4>{|l00a?=83;pqc=;d`83>4}zf:>on7>51zm71bd290:wp`<4ef94?7|ug9?hh4?:0y~j62cn3:1=vsa35g3>5<6std88h?50;3xyk53m;0;6:j7;295~{i;=o36=4>{|l00`?=83;pqc=;e`83>4}zf:>nn7>51zm71cd290:wp`<4df94?7|ug9?ih4?:0y~j62bn3:1=vsa35d3>5<6std88k?50;3xyk53n;0;6:i7;295~{i;=l36=4>{|l00c?=83;pqc=;f`83>4}zf:>mn7>51zm71`d290:wp`<4gf94?7|ug9?jh4?:0y~j62an3:1=vsa3423>5<6std89=?50;3xyk528;0;6;:182xh4=9?1<7?t}o1643<728qvb>;?7;295~{i;<:36=4>{|l015?=83;pqc=:0`83>4}zf:?;n7>51zm706d290:wp`<51f94?7|ug9>5<6std89;>7;295~{i;<;36=4>{|l014?=83;pqc=:1`83>4}zf:?:n7>51zm707d290:wp`<50f94?7|ug9>=h4?:0y~j636n3:1=vsa3403>5<6std89??50;3xyk52:;0;6;=7;295~{i;<836=4>{|l017?=83;pqc=:2`83>4}zf:?9n7>51zm704d290:wp`<53f94?7|ug9>>h4?:0y~j635n3:1=vsa3413>5<6std89>?50;3xyk52;;0;6;<7;295~{i;<936=4>{|l016?=83;pqc=:3`83>4}zf:?8n7>51zm705d290:wp`<52f94?7|ug9>?h4?:0y~j634n3:1=vsa3463>5<6std899?50;3xyk52<;0;6;;7;295~{i;<>36=4>{|l011?=83;pqc=:4`83>4}zf:??n7>51zm702d290:wp`<55f94?7|ug9>8h4?:0y~j633n3:1=vsa3473>5<6std898?50;3xyk52=;0;6;:7;295~{i;{|l010?=83;pqc=:5`83>4}zf:?>n7>51zm703d290:wp`<54f94?7|ug9>9h4?:0y~j632n3:1=vsa3443>5<6std89;?50;3xyk52>;0;6;97;295~{i;<<36=4>{|l013?=83;pqc=:6`83>4}zf:?=n7>51zm700d290:wp`<57f94?7|ug9>:h4?:0y~j631n3:1=vsa3453>5<6std89:?50;3xyk52?;0;6?1<7?t}o1633<728qvb>;87;295~{i;<=36=4>{|l012?=83;pqc=:7`83>4}zf:?51zm701d290:wp`<56f94?7|ug9>;h4?:0y~j630n3:1=vsa34:3>5<6std895?50;3xyk520;0;6;77;295~{i;<236=4>{|l01=?=83;pqc=:8`83>4}zf:?3n7>51zm70>d290:wp`<59f94?7|ug9>4h4?:0y~j63?n3:1=vsa34;3>5<6std894?50;3xyk521;0;6;67;295~{i;<336=4>{|l014}zf:?2n7>51zm70?d290:wp`<58f94?7|ug9>5h4?:0y~j63>n3:1=vsa34c3>5<6std89l?50;3xyk52i;0;6;n7;295~{i;{|l01d?=83;pqc=:a`83>4}zf:?jn7>51zm70gd290:wp`<5`f94?7|ug9>mh4?:0y~j63fn3:1=vsa34`3>5<6std89o?50;3xyk52j;0;6;m7;295~{i;{|l01g?=83;pqc=:b`83>4}zf:?in7>51zm70dd290:wp`<5cf94?7|ug9>nh4?:0y~j63en3:1=vsa34a3>5<6std89n?50;3xyk52k;0;6;l7;295~{i;{|l01f?=83;pqc=:c`83>4}zf:?hn7>51zm70ed290:wp`<5bf94?7|ug9>oh4?:0y~j63dn3:1=vsa34f3>5<6std89i?50;3xyk52l;0;6;k7;295~{i;{|l01a?=83;pqc=:d`83>4}zutwKLNu<82g905151k;9qMNM{1CDU}zHI \ No newline at end of file diff --git a/Logic/LAN_IDE/LAN_IDE_CP.ngc b/Logic/LAN_IDE/LAN_IDE_CP.ngc new file mode 100644 index 0000000..e337966 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.ngc @@ -0,0 +1,3 @@ +XILINX-XDB 0.1 STUB 0.1 ASCII +XILINX-XDM V1.6e +$3;54=792;:96?;:NWWTPR=IVFJB1?<:1<24>712@DDYY4K<0794;7638<1ECAZT;FR843=87;;7?=5IOMVP?G;::0:2<:42;MVPUSS2@NNSN]31;2=56=52F__\XZ5RNO\F97=87;87>4@UURVP?OCMVK7>7>11497>JSSX\^1@L@PCGE?0?79=2K7==0:;@>25;3G;9=4>7L2>5?78E9716<1J0<915:C?5=823H6:53:4A=3=1>G;:94>7L2=1?78E9456>1J0?=51?78E9446=1J0?0;;@>0:1=F4=4?7L2:>59B83833H6<295N<9<7?D:>601JADIN_BNHe>GJANKTOAE>109BILAFWJF@Sua}01230>GIL;>0MCJ<4:CM@12>6O\7:CP[LDRNj1JYYAMONV\KC@692K^XBL@OU]LBCYNJ\L::6OZTNALJCO@W@DT\_AHRDQP5c=F]]EHCCHFG^KM[UTHO[OX_RQnne2345473H__CNAAFHE\MKYWZFMYI^]P_`lg45679;:0MXZ@CNLEMBYNFVZYCJ\JSR]\ekb789:9=>5NUUM\GJHAANUOCCK30?30?DSSGVIDBKGH_EMMA9799:1JYYAPCNLEMBYCGGO7>3?=;@WWKZEHFOCLSIAAE^226>GR\FUHCCHFG^FLJ@Y69;1JYYAPCNLEMBYCGGOT><74ATVL[FIIN@MTHB@J_B[@H@:76830MXZ@_BMMBLAXLFDNSNWLLD>2:4?0:8EPRHWJEEJDIPDNLF[F_DDLU;><5NUUM\GJHAANUOCCKPCXAOAZ6XWhdo<=>?239BQQIXKFDMEJQKOOG\G\EKMV:TSl`k0123574P_`lg4567=;80MXZ@_BMMBLAXLFDNSNWLLD]3[Zgil9:;<;<=;@WWKZEHFOCLSIAAE^AZGICX8VUjbi>?01516>GR\FUHCCHFG^FLJ@YDQJFNS=QPaof3456?:91JYYAPCNLEMBYCGGOTOTMCE^2\[jt789:9=6OZTN]@KK@NOVNDBHQLYBNF[5YXg{:;<=?=1:CVPJYDGGLBKRJ@ND]@]FJBW9UTc>?01015>GR\FUHCCHFG^FLJ@YDQJFNS=QPos23455592K^XBQLOODJCZBHFLUHUNBJ_1]\kw6789>9=6OZTN]@KK@NOVNDBHQLYBNF[5YXg{:;<=;=1:CVPJYDGGLBKRJ@ND]@]FJBW9UTc>?01415>GR\FUHCCHFG^FLJ@YDQJFNS=QPos23451602K^XBQLOODJCZBHFLUHUNBJ_002?DSSGVIDBKGH_EMMAZE^KEOT=RQnne2345453H__CRM@NGKD[AIIMVIROAKP1^]bja6789;9>6OZTN]@KK@NOVNDBHQLYBNF[4YXign;<=>=239BQQIXKFDMEJQKOOG\G\EKMV;TSl`k0123774_^cm`5678=897L[[O^ALJCO@WMEEIRMVCMG\5ZYffm:;<=;=2:CVPJYDGGLBKRJ@ND]@]FJBW8UTmcj?012567=F]]ETOB@IIF]GKKCXKPIGIR?P_`lg4567?;80MXZ@_BMMBLAXLFDNSNWLLD]2[Zgil9:;<5?0338EPRHWJEEJDIPDNLF[F_DDLU:SRa}0123574_^mq4567998:7L[[O^ALJCO@WMEEIRMVCMG\5ZYhz9:;;@WWKZEHFOCLSIAAE^AZGICX9VUd~=>?0202?DSSGVIDBKGH_EMMAZE^KEOT=RQ`r12341463H__CRM@NGKD[AIIMVIROAKP1^]lv5678<8:7L[[O^ALJCO@WMEEIRMVCMG\5ZYhz9:;<;<>;@WWKZEHFOCLSIAAE^AZGICX9VUd~=>?0602?DSSGVIDBKGH_EMMAZE^KEOT=RQ`r1234=463H__CRM@NGKD[AIIMVIROAKP1^]lv56780;37L[[O^ALJCO@WMEEIRMVCMG\677?01016>GR\FUHCCHFG^FLJ@YDQJFNS?QPaof34564:;1JYYAPCNLEMBYCGGOTOTMCE^0\[dhc89:;8?<4ATVL[FIIN@MTHB@J_B[@H@Y5WVkeh=>?0401?DSSGVIDBKGH_EMMAZE^KEOT>RQnne234505:2K^XBQLOODJCZBHFLUHUNBJ_3]\ekb789:<>?5NUUM\GJHAANUOCCKPCXAOAZ4XWhdo<=>?8328EPRHWJEEJDIPDNLF[F_DDLU9SRa}012364=F]]ETOB@IIF]GKKCXKPIGIR?2338EPRHWJEEJDIPDNLF[F_DDLU9SRa}0123777?6338EPRHWJEEJDIPDNLF[F_DDLU9SRa}0123377GX9>UBNXH6;@]2_H@VB<=FW;8TEO[I9:C\66YNJ\L37LQ=_H@VB==FW:UBNXH7;@]7[LDRN11JS8QFBTD;?DY1W@H^J55N_8]JFP@?3HUGMC2?>89B[IGI48:556OPL@L?548>3HUGMC2>2?`8EZJFF5;86=06;@]OEK:6;720MRBNN=3=<>GXDHD7>364A^NBJ95902KT@L@34?:8EZJFF5?546OPL@L?2;>DBZ[30NH\]_H@VB==E]ZUBBKA>;B08G416MJ4:AEMK33:0=C48:596J310<6?A:6:7?0H1?<>49G8429?2N7=84?>49G8439<2N7=3:4D=0=0>B;;7>0H1:14:F?1;29<2N753;4DP>3:3=CY5;;2;5KQ=32:3=CY5;92;5KQ=30:3=CY5;?255KQ=36>5813M[7=80:;ES?5;3BV4=4>7I_35?78@T:16<1O]1915:FR8=823M[753=4DR20?AU6=2N_MNEm;EVBGNYHJ\LN56JP0^MAQCCe3MU:BX98UBCO[IEc9G[44XAFH^JHl4D^30[LIE]OOi7IQ>4^KLFP@Bj2NT=8QFOCWEA<=CW8UDNXHJ9:F\6ZIE]OO27IQ<_N@VB@?TCO[IE89G[0YHJ\LN56JP6^MAQCC>3MUXAFH^JHo4D^;\MJDRNL=0Hlzn<1<4?Agsi5;546J`uu3?4;>Bh}};T?1038@jss9V:TSb|?0122447P_np3456698;0Hb{{1^2\[jt789::>>3038@jss9V:TSb|?0122047P_np34566=8;0Hb{{1^2\[jt789:::>7038@jss9V:TSb|?0122<47P_np3456618:0Hb{{1^2\[jt789:9=<5Kotv2[5YXg{:;<=?010254=Cg|~:S=QPos234545981Ocxz>_1]\kw678988=<5Kotv2[5YXg{:;<=<;109Gkpr6W9UTc>?010654=Cg|~:S=QPos234541981Ocxz>_1]\kw67898<=<5Kotv2[5YXg{:;<=<7109Gkpr6W9UTc>?010:55=Cg|~:S=QPos23455692Ndyy?P0^]lv5678:::=6J`uu3\4ZYhz9:;<>?>1:Flqq7X8VUd~=>?02025>Bh}};T:=6J`uu3\4ZYhz9:;<>;>1:Flqq7X8VUd~=>?02425>Bh}};T7>0:Flqq7X8VUd~=>?0532?Air|8U;SRa}012305763Me~x;Emvp4Y7WVey<=>?4232?Air|8U;SRa}012301763Me~x;Emvp4Y7WVey<=>?4633?Air|8U;SRa}0123146P_np34561991Ocxz>_1]\kw6789=:<6J`uu3\4ZYhz9:;<5??;Emvp4Y7WVey<=>?9g9Gkpr6W9UTc>?0033?Air|8U;SRa}0122547P_np3457688:0Hb{{1^2\[jt789;9==5Kotv2[5YXg{:;<<=>0:Flqq7X8VUd~=>?1533?Air|8U;SRa}0122146P_np34571991Ocxz>_1]\kw6788=:<6J`uu3\4ZYhz9:;=5??;Emvp4Y7WVey<=>>969Gkpr6W8l0Hb{{1^3\[jt789::<6J`uu3\5ZYhz9:;<;Emvp4Y6WVey<=>?1132?Air|8U:SRa}012354763Me~x_^mq45679;;:7Iazt0]2[Ziu89:;=>?>;Emvp4Y6WVey<=>?1532?Air|8U:SRa}012350763Me~x_^mq45679?;:7Iazt0]2[Ziu89:;=:?>;Emvp4Y6WVey<=>?1932?Air|8U:SRa}01235<773Me~x_^mq4567:8;0Hb{{1^3\[jt789:9<=1038@jss9V;TSb|?0121647=5038@jss9V;TSb|?0121247=9028@jss9V;TSb|?012054=Cg|~:S_0]\kw67899:=<5Kotv2[4YXg{:;<===109Gkpr6W8UTc>?011054=Cg|~:S_0]\kw67899>=<5Kotv2[4YXg{:;<==9109Gkpr6W8UTc>?011454=Cg|~:S_0]\kw678992==5Kotv2[4YXg{:;<=:>1:Flqq7X9VUd~=>?05225>Bh}};T=RQ`r123417692Ndyy?P1^]lv5678=8:=6J`uu3\5ZYhz9:;<9=>0:Flqq7X9VUd~=>?0433?Air|8U:SRa}0123246_0]\kw67892:<6J`uu3\5ZYhz9:;<494Dnww5Z4a3Me~x_3]\kw6789;:=6J`uu3\6ZYhz9:;<<>>1:Flqq7X:VUd~=>?00325>Bh}};T>RQ`r123444692Ndyy?P2^]lv567889:=6J`uu3\6ZYhz9:;<<:>1:Flqq7X:VUd~=>?00725>Bh}};T>RQ`r123440692Ndyy?P2^]lv56788=:=6J`uu3\6ZYhz9:;<<6>1:Flqq7X:VUd~=>?00;24>Bh}};T>RQ`r12347763Me~x;Emvp4Y5WVey<=>?2332?Air|8U9SRa}012366763Me~x8?>;Emvp4Y5WVey<=>?2732?Air|8U9SRa}012362763Me~x4??;Emvp4Y5WVey<=>?3038@jss9V8TSb|?0120447<3038@jss9V8TSb|?01200470:Flqq7X:VUd~=>?0733?Air|8U9SRa}0123346_3]\kw67893<7Iazt0]0b>Bh}};T?RQ`r123446_2]\kw6789;;=<5Kotv2[6YXg{:;<=?>109Gkpr6W:UTc>?013154=Cg|~:S>QPos234574981Ocxz>_2]\kw6789;?=<5Kotv2[6YXg{:;<=?:109Gkpr6W:UTc>?013554=Cg|~:S>QPos234570981Ocxz>_2]\kw6789;3=<5Kotv2[6YXg{:;<=?6119Gkpr6W:UTc>?01025>Bh}};T?RQ`r123476692Ndyy?P3^]lv5678;;:=6J`uu3\7ZYhz9:;1:Flqq7X;VUd~=>?03125>Bh}};T?RQ`r123472692Ndyy?P3^]lv5678;?:=6J`uu3\7ZYhz9:;1:Flqq7X;VUd~=>?03525>Bh}};T?RQ`r12347>692Ndyy?P3^]lv5678;3:<6J`uu3\7ZYhz9:;<>?>;Emvp4Y4WVey<=>?3132?Air|8U8SRa}012374763Me~x?>;Emvp4Y4WVey<=>?3532?Air|8U8SRa}012370763Me~x;Emvp4Y4WVey<=>?3933?Air|8U8SRa}0123046_2]\kw6789<:<6J`uu3\7ZYhz9:;<:??;Emvp4Y4WVey<=>?8028@jss9V9TSb|?012:5>C43OIX>6HK3:DGG1=ALJO:7J=4GOF2?L40EO[I8:KGAZG;8720EIKPA=3=e>OCMVK7>7>18:KGAZG;:7i0EIKPA^2\KGSAk2COIROP1^MAQCeOCMVHJ_HOKR=2=a>OCMVHJ_HOKR=3=a>OCMVHJ_HOKR=0=a>OCMVHJ_HOKR=1=a>OCMVHJ_HOKR=6=a>OCMVHJ_HOKR=7=a>OCMVHJ_HOKR=4=a>OCMVHJ_HOKR=5=`>OCMVHJ_HOKR^221>OCMVHJ_HOKR^2\[jt789:::6GKE^@BW@GCZV:TSb|?012253=NLLUIM^KNDS]3[Ziu89:;><;4IEG\FDUBIMXT1BHHQMARGB@WY7WVey<=>>1034?LBBWKKXILJ]_1]\kw6788;9=:5FDD]AEVCFL[U;SRa}012256703@NNSOO\E@FQ[5YXg{:;<?1235?LBBWKKXILJ]_1]\kw6788>::6GKE^@BW@GCZV:TSb|?013653=NLLUIM^KNDS]3[Ziu89:::<84IEG\FDUBIMXT6:KGAZDF[LKO^R>P_np3457>l2COIRLNSDCGVZ76=2COIRLNSDCGVZ7XWfx;<=>>6:KGAZDF[LKO^R?P_np345669?1BHHQMARGB@WY6WVey<=>?2e9J@@YEIZOJH_Q=149J@@YEIZOJH_Q=_^mq45679?1BHHQMARGB@WY5WVey<=>?1048MACXJHYNMI\P2^]lv5678;n0EIKPB@QFEATX;8?0EIKPB@QFEATX;VUd~=>?0048MACXJHYNMI\P3^]lv56788;=7DJJ_CCPADBUW:UTc>?010g?LBBWKKXILJ]_536?LBBWKKXILJ]_5]\kw6789;=7DJJ_CCPADBUW=UTc>?01322>OCMVHJ_HOKR^6\[jt789:9h6GKE^@BW@GCZV?:96GKE^@BW@GCZV?TSb|?01222>OCMVHJ_HOKR^7\[jt789::=;5FDD]AEVCFL[U>SRa}01236a=NLLUIM^KNDS]550=NLLUIM^KNDS]5[Ziu89:;=;5FDD]AEVCFL[U=SRa}01235403@NNSN]30?`8MACXKZ6:6=06;HFF[FU;97n0EIKPCR]3[JDRN8;0EIKPCR]3[kis89:;=i5FDD]@WZ7XGK_M=<5FDD]@WZ7Xff~;<=>>a:KGAZCIIKFN=?5FDD]FJDDKMVUd~=>?0018MACXMGKI@HQPos234576:2COIRKAACNF[Ziu89::=>5FDD]FJDDKMVUd~=>?1030?LBBWLDJNAKP_np345759:1BHHQJN@@OAZYhz9:;=>?<;HFF[@HFJEOTSb|?013756=NLLUNBLLCE^]lv567985FDD]T<>OCMV]JEYo4IEG\SZIE]O=0EIKPW^Qe?LBBW^UXSRa}0123a>OCMV]T_Ra}0123b>OCMV]T_Ra}01235c=NLLU\S^Q`r12347`OI\VE^X>5FNW08MJ05:6BNN^AP2>JFFVOEm6BNN^KGAZEW?2FJBRGAT79OEKYUL>1GMCQXRI18HAU03EELENOCa:NSIZ^HZ;U:96C[ABI7?HRDZ8<0Aua}_@OJCDYDDBUsc>?0108J5497C;=;O41?K103GO_[B\D1:M7?JDRN<1DNXHJ3:MQ66=HZ:90C_:<;NP67>IQZ:1D[C?4P69S*3>cWE>0\L\[a:RJJZDR[@NSn6^FN^@VWKGJM81Z96\JSDVb?WCTM]UBNXH7;SMN[G:76h1YC@QM<083:==UGDUI0<0l;SMN[GY7WFH^Jn5]OL]A[4YHJ\L=7_AB_NGa?WIJWFOTCO[I8:PLIZIBWZ;;7_AB_NG\WZYhz9:;<?1038VJKXGLUXSRa}01236474RNO\K@YTWfx;<=>=119QKHYHMVYTc>?01124>THEVENS^Q`r1234143ZB^XR[__078WIGQM?1XCX\LE59WVPC33]S[I>5ZDR:8QAUXAK_Mo6[\ES]UMVOEDL90ZNM6;WKFSZR^XL;o7UGCIOZ.\AD'8';+_Y[M 1,2$DUDA@>0TB\=6:ZPPIOE?2RXXRIAD69[WQYQKJ<0TilPIe33?]bjWDkacXjrrklj462Rd0=0>3:Zpp7=];h1jyyaloodjc45?0036?dssgjeejdiP_`lg456799;>7l{{obmmblaXWhdo<=>?1036?dssgjeejdiP_`lg45679;;>7l{{obmmblaXWhdo<=>?1237?dssgjeejdiP_`lg4567:8>0mxz`cnlembYXign;<=><159bqqidgglbkRQnne234526<2k~xbm`ngkd[Zgil9:;<8?;;`wwkfiin`mTSl`k0123242?01:20>gr|fidbkgh_^cm`5678090eikl;hff[Zgil9:;?002`?lbbWfx;<=>>1b9j``Yhz9:;<<h7djj_np34566=j1bhhQ`r123440d3`nnSb|?01223f=nllUd~=>?00:`?lbbWfx;<=>>9c9j``Yhz9:;?0107g>ocmVey<=>?24`8macXg{:;<==m;hff[jt789:?n6gke^mq4567=k1bhhQ`r12343d?015a?lbbWfx;<=>7b:kgaZiu89:;5k5buy2345Yffm:;<=??;lw{4567Whdo<=>?199{g<378qfvLM~6e19CD}4603L1>7?tS`c9633=::<1=>=n2cd96a7a:rd9:?4>;o057?0<,;<:6?;l;|Qb1?41=388:7?<3`0ab?4c9o=0h??7:182>4}Tih09:84=378276g5jo09h7022;9=6<=7b6n;1/>8l520f8 7502;3>7o<>8;2931<61;0:n8uG24;8 7312;;37W7n:9y7>6<221026;48:38~ 7772;?>7&lk:18'66?=k:1e>>65f:9(e`<72-8857l=;o006=4+22;9g6=i::21i65$ag83>!4413h97c<<8;18?.e1290/>>75c29m66>=l21 n=4?:%00=?d53g8847<4;*a4>5<#::31o>5a22:9g>=,j80;6)<<9;`1?k4403;07&m7:18'66?=k:1e>>65b:9(f6<72-8857l=;o00!4413i87c<<8;c8?.da290/>>75c29m66>=<21 ol4?:%00=?e43g884774;*a3>5<#::31o>5a22:97>=,kk0;6)<<9;a0?k4403207&m>:18'66?=k:1e>>652:9(gf<72-8857m<;o00!4413i87c<<8;48?.e3290/>>75c29m66>=821 m7>5$31:>4>!4413;37c<<8;a8?.e=83.9?44>8:l17=2820b?=7:898/de=83.9?44m2:l17=5$31:>4>54+g83>!4413;37c<<8;:8?.d3290/>>75b39m66>=m21 =;4?:%00=?7?3g8847<4;*33>5<#::31=55a22:93>=,j<0;6)<<9;`1?k4403n07&?8:18'66?=911e>>651:9(54<72-8857?7;o00!4413;37c<<8;35?>-613:1(?=6:0:8j75?2910'<<50;&17<<602d9?54:;:)a3?6=,;926o<4n31;>g=<#8k1<7*=3882<>h5;10:965$1283>!4413;37c<<8;68?.d?290/>>75b39m66>=i21 =o4?:%00=?7?3g8847?;;:)a=?6=,;926o<4n31;><=<#8i1<7*=3882<>h5;10:?65$b`83>!4413h97c<<8;:8?.7c290/>>75199m66>=9;10'ol50;&17<47<3"hh6=4+22;9f7=i::21:65$1g83>!4413;37c<<8;33?>-583:1(?=6:0:8j75?2o10'??50;&17<<602d9?54j;:)b`?6=,;926o<4n31;>0=>ic83:17bo=:188k77e2900e?;8:188mfc=831b>>l50;9jgc<722c247>5;h3:b?6=3fk=6=44o0db>5<0;66an8;29?l43m3:17d<96;29?jg>2900el?50;9je6<722e9?>4?::m171<722c9>=4?::k:g?6=3f;jj7>5$31:>4gb3g8847>4;n3b`?6=,;9265$31:>4gb3g8847<4;n021?6=,;926??;;o005$31:>7733g8847?4;n026?6=,;926??;;o005$31:>7733g8847=4;n3fg?6=,;9265$31:>4ce3g8847?4;n00b?6=,;926?=j;o005$31:>75b3g8847?4;n:f>5<#::314i5a22:94>=h0j0;6)<<9;:g?k4403;07b6m:18'66?=0m1e>>652:9l!44132o7c<<8;78?j?2290/>>758e9m66>=>21d594?:%00=?>c3g884794;n;0>5<#::314i5a22:9<>=h1;0;6)<<9;:g?k4403307b7>:18'66?=0m1e>>65a:9l=5<72-88576k;o00!44132o7c<<8;f8?g42n3:1=7>50z&113<6i=1C>8k4H37:?j7f;3:17pl=6183>4<729q/>88524c8L73b3A8>56a=3483>>{e9o;1<7;50;2x 73128k97E<:e:J11<=#:9h1<6gn0;29?lg32900e4l50;9jeg<722e9?l4?::a620=8391<7>t$375>4g73A8>i6F=589'65d=82c2n7>5;hca>5<>i5;h0;66sm1ga94?5=83:p(?;9:0c3?M42m2B9945+21`95>o>j3:17dom:188k75f2900qo=n:186>5<7s-8>:7?n2:J11`=O:<30el>50;9je1<722c2n7>5;hca>5<5<2290;w)<:6;3b6>N5=l1C>874i`294?=ni=0;66g6b;29?lge2900c?=n:188yg06290>6=4?{%062?7f:2B99h5G24;8md6=831bm94?::k:f?6=3`ki6=44o31b>5<53;294~"5=?0:m=5G24g8L73>3-8;n7?4i8`94?=nik0;66a=3`83>>{e:=>1<7=50;2x 73128k;7E<:e:J11<=#:9h1=6g6b;29?lge2900c?=n:188yg7ej3:197>50z&113<6i;1C>8k4H37:?lg72900el:50;9j=g<722cjn7>5;n00e?6=3th:oh4?:483>5}#:<<1=l<4H37f?M4212cj<7>5;hc7>5<>i5;h0;66sm1e094?3=83:p(?;9:0c1?M42m2B9945fa183>>of<3:17d7m:188mdd=831d>>o50;9~f4b1290>6=4?{%062?7f:2B99h5G24;8md6=831bm94?::k:f?6=3`ki6=44o31b>5<55;294~"5=?0:m?5G24g8L73>3`k;6=44i`694?=n1k0;66gnb;29?j44i3:17pl>dd83>0<729q/>8851`08L73b3A8>56gn0;29?lg32900e4l50;9jeg<722e9?l4?::a5`4=83?1<7>t$375>4g53A8>i6F=589je5<722cj87>5;h;a>5<3;j>6F=5d9K60?>o>j3:17dom:188k75f2900qok7:186>5<7s-8>:7?n2:J11`=O:<30el>50;9je1<722c2n7>5;hca>5<5<1<75f9c83>>ofj3:17b<of83:17do;:188mN5=01bm=4?::kb0?6=3`3i6=44i``94?=h::k1<75rb371>5<2290;w)<:6;3b6>N5=l1C>874i`294?=ni=0;66g6b;29?lge2900c?=n:188yg4c29086=4?{%062?7f82B99h5G24;8 76e291b5o4?::kbf?6=3f88m7>5;|`02?6=<3:15<>i5;h0;66sm3483>1<729q/>8851`38L73b3A8>56gn4;29?l?e2900ell50;9l66g=831vn>:50;694?6|,;?=6;I06a>N5=01bm94?::k:f?6=3`ki6=44o31b>5<53;397~N5=01/>88520g8m`4=831bi>4?::m115<722h9:94?:283>5}#:<<1>8j4H37f?M4212c:m;4?::k2e2<722e9>n4?::pa7<72;qUi?5227695d1{zj;91<7<50;2x 7312;:o7E<:e:J11<=n9h?1<75`23a94?=zj;3?6=4<:183!42>38>7E<:e:J11<=n9h<1<75f1`594?=h:;i1<75rb0gf>5<5290;w)<:6;03`>N5=l1C>874i0c6>5<5;|`13=<72;0;6=u+244965b<@;?n7E<:9:k2e0<722e9>n4?::a5cc=8381<7>t$375>76c3A8>i6F=589j5d3=831d>?m50;9~f4`a29086=4?{%062?45n2B99h5G24;8m4g12900e7<729q/>88521f8L73b3A8>56g>a483>>i5:j0;66sm25:94?5=83:p(?;9:30e?M42m2B9945f1`494?=n9h=1<75`23a94?=zj;l1<7<50;2x 7312;:o7E<:e:J11<=n9h?1<75`23a94?=zj::1<7=50;2x 7312;?0D?;j;I06=>o6i?0;66g>a683>>i5:j0;66sm1cf94?4=83:p(?;9:32g?M42m2B9945f1`794?=h:;i1<75rb0`f>5<4290;w)<:6;01b>N5=l1C>874i0c5>5<5<52;294~"5=?093`;j97>5;n01g?6=3th:h<4?:283>5}#:<<1>?h4H37f?M4212c:m;4?::k2e2<722e9>n4?::a5a2=8381<7>t$375>76c3A8>i6F=589j5d3=831d>?m50;9~f4b229086=4?{%062?45n2B99h5G24;8m4g12900ed883>6<729q/>88523d8L73b3A8>56g>a783>>o6i>0;66a=2b83>>{e9mi1<7<50;2x 7312;:o7E<:e:J11<=n9h?1<75`23a94?=zj8no6=4<:183!42>389j6F=5d9K60?5<5;|`2a4<72:0;6=u+244967`<@;?n7E<:9:k2e3<722c:m:4?::m16f<722wi=h:50;094?6|,;?=6?>k;I06a>N5=01b=l;50;9l67e=831vn5<7s-8>:7<=f:J11`=O:<30e7>50z&113<58m1C>8k4H37:?l7f=3:17b<=c;29?xd6m00;6>4?:1y'600=:;l0D?;j;I06=>o6i?0;66g>a683>>i5:j0;66sm1g194?4=83:p(?;9:32g?M42m2B9945f1`794?=h:;i1<75rb36b>5<4290;w)<:6;06?M42m2B9945f1`494?=n9h=1<75`23a94?=zj;>i6=4=:183!42>38;h6F=5d9K60?6=44o30`>5<53;294~"5=?0996F=5d9K60?5<N5=l1C>874i0c5>5<5<53;294~"5=?09>k5G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`142<72;0;6=u+244965b<@;?n7E<:9:k2e0<722e9>n4?::a65>=8381<7>t$375>76c3A8>i6F=589j5d3=831d>?m50;9~f76>29086=4?{%062?45n2B99h5G24;8m4g12900eo6i<0;66a=2b83>>{e9o<1<7<50;2x 7312;:o7E<:e:J11<=n9h?1<75`23a94?=zj8l<6=4=:183!42>38;h6F=5d9K60?6=44o30`>5<54;294~"5=?09:6F=5d9K60?5<5<53;294~"5=?09>k5G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`63?6=;3:1N5=l1C>874i0c5>5<5<38;h6F=5d9K60?6=44o30`>5<38;h6F=5d9K60?6=44o30`>5<38;h6F=5d9K60?6=44o30`>5<38;h6F=5d9K60?6=44o30`>5<38;h6F=5d9K60?6=44o30`>5<38>7E<:e:J11<=n9h<1<75f1`594?=h:;i1<75rb4d94?5=83:p(?;9:378L73b3A8>56g>a783>>o6i>0;66a=2b83>>{e>90;694?:1y'600=:?1C>8k4H37:?l7f>3:17d?n7;29?l7f03:17b<=c;29?xd203:1?7>50z&113<5:o1C>8k4H37:?l7f>3:17d?n7;29?j45k3:17pl9c;297?6=8r.99;4=5:J11`=O:<30ei6F=589j5d0=831b=l950;9l67e=831vn::50;694?6|,;?=6?84H37f?M4212c:m;4?::k2e2<722c:m54?::m16f<722wi;84?:583>5}#:<<1>;5G24g8L73>3`;j:7>5;h3b3?6=3`;j47>5;n01g?6=3th=h7>53;294~"5=?09>k5G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`71?6=:3:15;|`72?6=:3:15;|`73?6=:3:15;|`75;|`7=?6=:3:15;|`7e?6=>3:1N5=l1C>874i0c5>5<5<5<5<4290;w)<:6;01b>N5=l1C>874i0c5>5<5<52;294~"5=?093`;j97>5;n01g?6=3th9484?:283>5}#:<<1>8j4H37f?M4212c:m;4?::k2e2<722e9>n4?::a6=e=8391<7>t$375>73c3A8>i6F=589j5d0=831b=l950;9l67e=831vn?6k:180>5<7s-8>:7<:d:J11`=O:<30e7>50z&113<58m1C>8k4H37:?l7f=3:17b<=c;29?xd50o0;6?4?:1y'600=:9n0D?;j;I06=>o6i<0;66a=2b83>>{e:0:1<7<50;2x 7312;:o7E<:e:J11<=n9h?1<75`23a94?=zj;3:6=4=:183!42>38;h6F=5d9K60?6=44o30`>5<7>53;294~"5=?099i5G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`13g<72:0;6=u+244960b<@;?n7E<:9:k2e3<722c:m:4?::m16f<722wi>:m50;094?6|,;?=6?>k;I06a>N5=01b=l;50;9l67e=831vn?9k:181>5<7s-8>:750z&113<5:o1C>8k4H37:?l7f>3:17d?n7;29?j45k3:17pl=8183>6<729q/>885249K60c<@;?27d?n6;29?l7f?3:17b<=c;29?xd5080;6>4?:1y'600=:<1C>8k4H37:?l7f>3:17d?n7;29?j45k3:17pl=8383>6<729q/>885249K60c<@;?27d?n6;29?l7f?3:17b<=c;29?xd50:0;6>4?:1y'600=:<1C>8k4H37:?l7f>3:17d?n7;29?j45k3:17pl=8583>6<729q/>88523d8L73b3A8>56g>a783>>o6i>0;66a=2b83>>{e:1<1<7=50;2x 7312;?0D?;j;I06=>o6i?0;66g>a683>>i5:j0;66sm29594?2=83:p(?;9:313?M42m2B9945f1`494?=n9h=1<75f1`:94?=h:;i1<75rb3:;>5<1290;w)<:6;006>N5=l1C>874i0c5>5<5<5<5;n01g?6=3th94l4?:583>5}#:<<1>>>4H37f?M4212c:m;4?::k2e2<722c:m54?::m16f<722wi>5l50;194?6|,;?=6?N5=01b=l850;9j5d1=831d>?m50;9~f6e=8391<7>t$375>73<@;?n7E<:9:k2e3<722c:m:4?::m16f<722wi?i4?:383>5}#:<<1>=j4H37f?M4212c:m84?::m16f<722wi?h4?:383>5}#:<<1>=j4H37f?M4212c:m84?::m16f<722wi?k4?:383>5}#:<<1>=j4H37f?M4212c:m84?::m16f<722wi8=4?:283>5}#:<<1>85G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`75?6=<3:1N5=l1C>874i0c5>5<5<5<4290;w)<:6;01b>N5=l1C>874i0c5>5<5<86=4<:183!42>38>7E<:e:J11<=n9h<1<75f1`594?=h:;i1<75rb7194?5=83:p(?;9:378L73b3A8>56g>a783>>o6i>0;66a=2b83>>{e>=0;6?4?:1y'600=:9n0D?;j;I06=>o6i<0;66a=2b83>>{e><0;6?4?:1y'600=:9n0D?;j;I06=>o6i<0;66a=2b83>>{e>?0;6?4?:1y'600=:9n0D?;j;I06=>o6i<0;66a=2b83>>{e>>0;6>4?:1y'600=:<1C>8k4H37:?l7f>3:17d?n7;29?j45k3:17pl98;290?6=8r.99;4=6:J11`=O:<30e5<7s-8>:7<=f:J11`=O:<30ei6F=589j5d0=831b=l950;9l67e=831vn9k50;194?6|,;?=6?;4H37f?M4212c:m;4?::k2e2<722e9>n4?::a0c<72;0;6=u+244965b<@;?n7E<:9:k2e0<722e9>n4?::a15<72;0;6=u+244965b<@;?n7E<:9:k2e0<722e9>n4?::a14<72;0;6=u+244965b<@;?n7E<:9:k2e0<722e9>n4?::a17<72:0;6=u+244960=O:5;n01g?6=3th>?7>54;294~"5=?09:6F=5d9K60?5<5<389j6F=5d9K60?5<5<4290;w)<:6;06?M42m2B9945f1`494?=n9h=1<75`23a94?=zj8;j6=4<:183!42>38>7E<:e:J11<=n9h<1<75f1`594?=h:;i1<75rb03`>5<5290;w)<:6;03`>N5=l1C>874i0c6>5<5;|`25`<72;0;6=u+244965b<@;?n7E<:9:k2e0<722e9>n4?::a54`=8381<7>t$375>76c3A8>i6F=589j5d3=831d>?m50;9~f44729096=4?{%062?47l2B99h5G24;8m4g22900c?50z&113<5;91C>8k4H37:?l7f>3:17d?n7;29?l7f03:17b<=c;29?xd6:;0;6>4?:1y'600=:<1C>8k4H37:?l7f>3:17d?n7;29?j45k3:17pl>2283>6<729q/>885249K60c<@;?27d?n6;29?l7f?3:17b<=c;29?xd69k0;6>4?:1y'600=:;l0D?;j;I06=>o6i?0;66g>a683>>i5:j0;66sme`83>6<729q/>885249K60c<@;?27d?n6;29?l7f?3:17b<=c;29?xda=3:1?7>50z&113<5:o1C>8k4H37:?l7f>3:17d?n7;29?j45k3:17pl>0183>7<729q/>88521f8L73b3A8>56g>a483>>i5:j0;66sm11`94?4=83:p(?;9:32g?M42m2B9945f1`794?=h:;i1<75rb037>5<5290;w)<:6;03`>N5=l1C>874i0c6>5<5;|`253<72;0;6=u+244965b<@;?n7E<:9:k2e0<722e9>n4?::a541=8381<7>t$375>76c3A8>i6F=589j5d3=831d>?m50;9~f47?29096=4?{%062?47l2B99h5G24;8m4g22900c?5<7s-8>:75<7s-8>:75<7s-8>:7:181>5<7s-8>:75<7s-8>:75<7s-8>:75<7s-8>:75<7s-8>:75<7s-8>:75<7s-8>:75<7s-8>:75<7s-8>:7<:;I06a>N5=01b=l850;9j5d1=831d>?m50;9~fcd=8391<7>t$375>73<@;?n7E<:9:k2e3<722c:m:4?::m16f<722wijn4?:283>5}#:<<1>85G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`e`?6=<3:1N5=l1C>874i0c5>5<5<5<4290;w)<:6;01b>N5=l1C>874i0c5>5<5<38>7E<:e:J11<=n9h<1<75f1`594?=h:;i1<75rb022>5<3290;w)<:6;05?M42m2B9945f1`494?=n9h=1<75f1`:94?=h:;i1<75rb021>5<3290;w)<:6;05?M42m2B9945f1`494?=n9h=1<75f1`:94?=h:;i1<75rb020>5<4290;w)<:6;01b>N5=l1C>874i0c5>5<5<54;294~"5=?09?=5G24g8L73>3`;j:7>5;h3b3?6=3`;j47>5;n01g?6=3th:<84?:283>5}#:<<1>?h4H37f?M4212c:m;4?::k2e2<722e9>n4?::a550=83>1<7>t$375>70<@;?n7E<:9:k2e3<722c:m:4?::k2e=<722e9>n4?::a551=8391<7>t$375>74a3A8>i6F=589j5d0=831b=l950;9l67e=831vn<>7:180>5<7s-8>:7<=f:J11`=O:<30e50z&113<5=2B99h5G24;8m4g12900e50z&113<5=2B99h5G24;8m4g12900e50z&113<5:o1C>8k4H37:?l7f>3:17d?n7;29?j45k3:17pl>0g83>6<729q/>88523d8L73b3A8>56g>a783>>o6i>0;66a=2b83>>{e98:1<7:50;2x 7312;9;7E<:e:J11<=n9h<1<75f1`594?=n9h21<75`23a94?=zj8;:6=4;:183!42>38=7E<:e:J11<=n9h<1<75f1`594?=n9h21<75`23a94?=zj8;96=4;:183!42>388<6F=5d9K60?5<5<53;294~"5=?09>k5G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`216<72;0;6=u+244965b<@;?n7E<:9:k2e0<722e9>n4?::a50c=8381<7>t$375>76c3A8>i6F=589j5d3=831d>?m50;9~f40>29086=4?{%062?45n2B99h5G24;8m4g12900e7083>6<729q/>88523d8L73b3A8>56g>a783>>o6i>0;66a=2b83>>{e9>81<7<50;2x 7312;:o7E<:e:J11<=n9h?1<75`23a94?=zj8=86=4=:183!42>38;h6F=5d9K60?6=44o30`>5<52;294~"5=?093`;j97>5;n01g?6=3th:;84?:383>5}#:<<1>=j4H37f?M4212c:m84?::m16f<722wi=8:50;194?6|,;?=6?;4H37f?M4212c:m;4?::k2e2<722e9>n4?::a503=8381<7>t$375>76c3A8>i6F=589j5d3=831d>?m50;9~f43129096=4?{%062?47l2B99h5G24;8m4g22900c?7>50z&113<58m1C>8k4H37:?l7f=3:17b<=c;29?xd6=10;6?4?:1y'600=:9n0D?;j;I06=>o6i<0;66a=2b83>>{e9<31<7<50;2x 7312;:o7E<:e:J11<=n9h?1<75`23a94?=zj8?j6=4=:183!42>38;h6F=5d9K60?6=44o30`>5<n7>54;294~"5=?09:6F=5d9K60?5<5<o7>53;294~"5=?09>k5G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`21a<72:0;6=u+244967`<@;?n7E<:9:k2e3<722c:m:4?::m16f<722wi=8h50;194?6|,;?=6?;4H37f?M4212c:m;4?::k2e2<722e9>n4?::a536=8391<7>t$375>74a3A8>i6F=589j5d0=831b=l950;9l67e=831vn<8>:180>5<7s-8>:7<:;I06a>N5=01b=l850;9j5d1=831d>?m50;9~f40529086=4?{%062?423A8>i6F=589j5d0=831b=l950;9l67e=831vn<8<:180>5<7s-8>:7<=f:J11`=O:<30e50z&113<5=2B99h5G24;8m4g12900e3:1?7>50z&113<5=2B99h5G24;8m4g12900e50z&113<5=2B99h5G24;8m4g12900ek0;684?:1y'600=::;0D?;j;I06=>o6i?0;66g>a683>>o6i10;66g>a883>>i5:j0;66sm17a94?2=83:p(?;9:313?M42m2B9945f1`494?=n9h=1<75f1`:94?=h:;i1<75rb04g>5<4290;w)<:6;06?M42m2B9945f1`494?=n9h=1<75`23a94?=zj8389j6F=5d9K60?5<5;n01g?6=3th:;54?:283>5}#:<<1>85G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`2<6<72:0;6=u+244960=O:5;n01g?6=3th:4h4?:383>5}#:<<1>=j4H37f?M4212c:m84?::m16f<722wi=4650;094?6|,;?=6?>k;I06a>N5=01b=l;50;9l67e=831vn<76:181>5<7s-8>:79c83>6<729q/>88523d8L73b3A8>56g>a783>>o6i>0;66a=2b83>>{e90i1<7<50;2x 7312;:o7E<:e:J11<=n9h?1<75`23a94?=zj83o6=4=:183!42>38;h6F=5d9K60?6=44o30`>5<52;294~"5=?093`;j97>5;n01g?6=3th:;l4?:383>5}#:<<1>=j4H37f?M4212c:m84?::m16f<722wi=:l50;094?6|,;?=6?>k;I06a>N5=01b=l;50;9l67e=831vn<9l:181>5<7s-8>:77d83>7<729q/>88521f8L73b3A8>56g>a483>>i5:j0;66sm16d94?4=83:p(?;9:32g?M42m2B9945f1`794?=h:;i1<75rb0:3>5<5290;w)<:6;03`>N5=l1C>874i0c6>5<N5=l1C>874i0c5>5<5<7>54;294~"5=?09?=5G24g8L73>3`;j:7>5;h3b3?6=3`;j47>5;n01g?6=3th:494?:283>5}#:<<1>85G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`2<0<72:0;6=u+244960=O:5;n01g?6=3th:4;4?:283>5}#:<<1>85G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`2<2<72:0;6=u+244960=O:5;n01g?6=3th:454?:283>5}#:<<1>85G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`2<<<72:0;6=u+244960=O:5;n01g?6=3th:4l4?:283>5}#:<<1>?h4H37f?M4212c:m;4?::k2e2<722e9>n4?::a5=d=8391<7>t$375>74a3A8>i6F=589j5d0=831b=l950;9l67e=831vn<6l:180>5<7s-8>:7<=f:J11`=O:<30e50z&113<5:o1C>8k4H37:?l7f>3:17d?n7;29?j45k3:17pl>8g83>1<729q/>8852228L73b3A8>56g>a783>>o6i>0;66g>a983>>i5:j0;66sm18294?5=83:p(?;9:378L73b3A8>56g>a783>>o6i>0;66a=2b83>>{e90;1<7=50;2x 7312;?0D?;j;I06=>o6i?0;66g>a683>>i5:j0;66sm18094?5=83:p(?;9:378L73b3A8>56g>a783>>o6i>0;66a=2b83>>{e9091<7=50;2x 7312;8m7E<:e:J11<=n9h<1<75f1`594?=h:;i1<75rb0;7>5<2290;w)<:6;005>N5=l1C>874i0c5>5<5<5<53;294~"5=?0996F=5d9K60?5<5;n01g?6=3th:5:4?:283>5}#:<<1>?h4H37f?M4212c:m;4?::k2e2<722e9>n4?::a63?=83?1<7>t$375>71<@;?n7E<:9:k2e3<722c:m:4?::k2e=<722c:m44?::m16f<722wi>;k50;094?6|,;?=6?>k;I06a>N5=01b=l;50;9l67e=831vn?8i:181>5<7s-8>:77<729q/>88521f8L73b3A8>56g>a483>>i5:j0;66sm26094?4=83:p(?;9:32g?M42m2B9945f1`794?=h:;i1<75rb350>5<5290;w)<:6;03`>N5=l1C>874i0c6>5<5;|`130<72=0;6=u+2449666<@;?n7E<:9:k2e3<722c:m:4?::k2e=<722e9>n4?::a63g=8391<7>t$375>73<@;?n7E<:9:k2e3<722c:m:4?::m16f<722wi>;l50;194?6|,;?=6?;4H37f?M4212c:m;4?::k2e2<722e9>n4?::a63e=83>1<7>t$375>70<@;?n7E<:9:k2e3<722c:m:4?::k2e=<722e9>n4?::a63b=83>1<7>t$375>70<@;?n7E<:9:k2e3<722c:m:4?::k2e=<722e9>n4?::a5f6=83?1<7>t$375>71<@;?n7E<:9:k2e3<722c:m:4?::k2e=<722c:m44?::m16f<722wi=n850;094?6|,;?=6?>k;I06a>N5=01b=l;50;9l67e=831vn5<7s-8>:7c883>7<729q/>88521f8L73b3A8>56g>a483>>i5:j0;66sm1bc94?4=83:p(?;9:32g?M42m2B9945f1`794?=h:;i1<75rb0aa>5<5290;w)<:6;03`>N5=l1C>874i0c6>5<5;|`2ga<72;0;6=u+244965b<@;?n7E<:9:k2e0<722e9>n4?::a5f7=8381<7>t$375>76c3A8>i6F=589j5d3=831d>?m50;9~f4e5290>6=4?{%062?403A8>i6F=589j5d0=831b=l950;9j5d>=831b=l750;9l67e=831vn5<7s-8>:7<8;I06a>N5=01b=l850;9j5d1=831b=l650;9j5d?=831d>?m50;9~f4e3290?6=4?{%062?413A8>i6F=589j5d0=831b=l950;9j5d>=831d>?m50;9~f4e229086=4?{%062?45n2B99h5G24;8m4g12900e7>50z&113<58m1C>8k4H37:?l7f=3:17b<=c;29?xd6;j0;6?4?:1y'600=:9n0D?;j;I06=>o6i<0;66a=2b83>>{e9==1<7<50;2x 7312;:o7E<:e:J11<=n9h?1<75`23a94?=zj8>h6=4=:183!42>38;h6F=5d9K60?6=44o30`>5<53;294~"5=?09>k5G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`20`<72;0;6=u+244965b<@;?n7E<:9:k2e0<722e9>n4?::a51`=8381<7>t$375>76c3A8>i6F=589j5d3=831d>?m50;9~f43729086=4?{%062?45n2B99h5G24;8m4g12900e2983>7<729q/>88521f8L73b3A8>56g>a483>>i5:j0;66sm13;94?4=83:p(?;9:32g?M42m2B9945f1`794?=h:;i1<75rb00b>5<5290;w)<:6;03`>N5=l1C>874i0c6>5<5;|`26f<72:0;6=u+244960=O:5;n01g?6=3th:>i4?:383>5}#:<<1>=j4H37f?M4212c:m84?::m16f<722wi=?k50;094?6|,;?=6?>k;I06a>N5=01b=l;50;9l67e=831vn<5<7s-8>:73383>7<729q/>88521f8L73b3A8>56g>a483>>i5:j0;66sm12194?3=83:p(?;9:358L73b3A8>56g>a783>>o6i>0;66g>a983>>o6i00;66a=2b83>>{e9:>1<7=50;2x 7312;8m7E<:e:J11<=n9h<1<75f1`594?=h:;i1<75rb016>5<4290;w)<:6;06?M42m2B9945f1`494?=n9h=1<75`23a94?=zj89=6=4<:183!42>38>7E<:e:J11<=n9h<1<75f1`594?=h:;i1<75rb014>5<4290;w)<:6;06?M42m2B9945f1`494?=n9h=1<75`23a94?=zj8936=4<:183!42>38>7E<:e:J11<=n9h<1<75f1`594?=h:;i1<75rb01:>5<4290;w)<:6;01b>N5=l1C>874i0c5>5<5<53;294~"5=?09>k5G24g8L73>3`;j:7>5;h3b3?6=3f89o7>5;|`27g<72=0;6=u+2449666<@;?n7E<:9:k2e3<722c:m:4?::k2e=<722e9>n4?::a56b=8391<7>t$375>73<@;?n7E<:9:k2e3<722c:m:4?::m16f<722wi=>k50;194?6|,;?=6?N5=01b=l850;9j5d1=831d>?m50;9~f45a29086=4?{%062?423A8>i6F=589j5d0=831b=l950;9l67e=831vn<:?:180>5<7s-8>:7<:;I06a>N5=01b=l850;9j5d1=831d>?m50;9~f42629086=4?{%062?423A8>i6F=589j5d0=831b=l950;9l67e=831vn<:=:180>5<7s-8>:7<:;I06a>N5=01b=l850;9j5d1=831d>?m50;9~f42429086=4?{%062?45n2B99h5G24;8m4g12900e4?:1y'600=:<1C>8k4H37:?l7f>3:17d?n7;29?j45k3:17pl>4783>1<729q/>8852228L73b3A8>56g>a783>>o6i>0;66g>a983>>i5:j0;66sm15:94?5=83:p(?;9:30e?M42m2B9945f1`494?=n9h=1<75`23a94?=zj8>26=4<:183!42>38>7E<:e:J11<=n9h<1<75f1`594?=h:;i1<75rb06b>5<4290;w)<:6;01b>N5=l1C>874i0c5>5<5<54;294~"5=?09?=5G24g8L73>3`;j:7>5;h3b3?6=3`;j47>5;n01g?6=3th<:7>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th<;7>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th<47>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th<57>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th3<7>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th3=7>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th3>7>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th3?7>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th387>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th397>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th3:7>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th3;7>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th347>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th2j7>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th9m7>52;294~"5=?0:mo5G24g8L73>3`;j97>5;n01g?6=3th9954?:383>5}#:<<1=ll4H37f?M4212c:m84?::m16f<722wi>>m50;094?6|,;?=6N5=01b=l;50;9l67e=831vn4750;094?6|,;?=6N5=01b=l;50;9l67e=831vn?m50;094?6|,;?=6N5=01b=l;50;9l67e=831vn?:i:181>5<7s-8>:7?nb:J11`=O:<30e5<7s-8>:7?nb:J11`=O:<30e5<7s-8>:75<7s-8>:75<7s-8>:75<7s-8>:75<7s-8>:75<7s-8>:7<=e:J11`=O:<30e29086=4?{%062?45m2B99h5G24;8m4g22900e<7j:188k74d2900qojn:180>5<7s-8>:7<=e:J11`=O:<30e5<7s-8>:7<=e:J11`=O:<30e5<7s-8>:7<=e:J11`=O:<30e5<7s-8>:7:187>5<7s-8>:75<7s-8>:7m3:17b<=c;29?xd6nk0;6?4?:1y'600=:;n0D?;j;I06=>o6i<0;66a=2b83>>{e:981<7<50;2x 7312;8o7E<:e:J11<=n9h?1<75`23a94?=zj8h96=4=:183!42>389h6F=5d9K60?6=44o30`>5<52;294~"5=?09>i5G24g8L73>3`;j97>5;n01g?6=3th:n=4?:383>5}#:<<1>?j4H37f?M4212c:m84?::m16f<722wi=hh50;094?6|,;?=6?N5=01b=l;50;9l67e=831vn5<7s-8>:7<=d:J11`=O:<30e7<729q/>88523f8L73b3A8>56g>a483>>i5:j0;66s|a;296~Xf34==65<5sWh01:951`78yve=838pRn527982e0=z{m0;6?uQd:?4=?7f=2wx==4?:3y]55=:?h0:m85rs0394?4|V8;01:l51`78yv752909wS?=;<5`>4g23ty:?7>52z\27>;0l3;j96s|1583>7}Y9=16;h4>a49~w43=838pR<;4=6d95d3728k>7p}>7;296~X6?273=7?n5:p5<<72;qU=4528382e0=z{8k1<7{t9m0;6?uQ1e9><3<6i<1v5<5sW8:7067:0c6?xu5:3:1=5u21g39=g=::><15o522759=g=:9oi15o523`8:f>;3k33i708>:8`8976420h01?:;:8`894de20h01=1k16=?:59c9>507=1k16=:859c9>604=1k16>i46b:?17?45k2wx>94?:3y>677=:<:01?=51`78yv4>2909wS<6;<0b>4g23ty9m7>5dz?02??e349>64l4=269=g=::o0:m85225`95d3<5;:=6n7?n5:?44?7f=27?;7?n5:?25c<6i<16=n651`7897g=:;i0q~i4?:3y>6a<5;h16>4:51`58yv4b2909w00:m;526b82e3=:16=8k51`78941228k>70?:4;3b3>;60:0:m:5218c95d3<58=26a79>51`=9h?01<<8:0c6?875i3;j963>2b82e2=:9:l1=l84}r11>5<6=r7897<a79>b4<6i<16j:4>a49>552=9h=01<86:0c5?87093;j:63>5782e0=:9021=l;4=0;a>4g134;397?n6:?12`<6i<16=n851`78944128k<70?;c;3b1>;6a49>626=9h?0q~=8:18085f2;9j70=;:``8914=9h<0q~=m:18185f2hh019=523a8yv5d2909w0=l:30`?82628k<7p}{t;l0;6?u23d816f=:<90:m:5rs2d94?4|5:l1>?m4=5395d>;6=4={<63>74d34>:607<5:j168>4>a69~w12=838p1>o5a19>0g<5:j1v9;50;0x913=:;i019o51`48yv212909w0:9:30`?82f28k37p};7;296~;3?389o63;a;3b=>{t<10;6?u249816f=:?m4=5`95d1j6=4={<6b>74d34>i674d3ty?i7>52z?7a?45k27>?7?n7:p0c<72;q68k4=2b9>17<6i?1v8>50;0x906=:;i018<51`58yv362909w0;>:30`?83428k37p}:2;296~;2:389o63:3;3b2>{t=:0;6?u252816f=:==0:m:5rs4694?4|5<>1>?m4=4795d1d6<5<21>?m4}r74>5<5s4?<6?4g03ty>57>52z?6=?45k27>i7?n6:p1d<72;q69l4=2b9>1`<6i>1v8l50;0x90d=:;i018h51`48yv3d2909w0;l:30`?83a28k<7p}:d;296~;2l389o63:8;3b3>{t=l0;6?u25d816f=:>90:m;5rs4d94?4|5?m4=7295d>74d34?3674d3ty=?7>52z?57?45k27=47?n7:p21<72;q6:94=2b9>22<6i?1v;;50;0x933=:;i01;951`58yv012909w089:30`?80?28k37p}97;296~;1?389o6398;3b2>{t>10;6?u269816f=:>00:m:5rs7;94?4|5?31>?m4=7c95d1d6<5?n1>?m4}r4`>5<5s44g03ty=i7>52z?5a?45k2731<6i>1v:>50;0x926=:;i01::51`48yv162909w09>:30`?81328k37p}82;296~;0:389o639d;3b3>{t?:0;6?u272816f=:?<0:m;5rs6694?4|5>>1>?m4=6795d>6=4={<56>74d34a49>3=<5:j1v:750;0x94`728k>7096:30`?xu0i3:18v3=7b82e0=::>o1=l84=351>4g234=j6?a79>627=9h?01:l523a8yv1d2908w0<7c;3b2>;5?:0:m8527b816f=z{>n1<7=t=3:g>4g1348=57?n6:?4`?45k2wx;h4?:05x96b=9h?01;:51`7891`=9h?01hh51`789c0=9h?01ko51`489cb=9h=01kh51`48940>28k<70?:9;3b1>;6=k0:m:5219195d0<58=m6a79>5fd=9h?01<<9:0c5?87493;j963>4e82e3=:9;h1=l;4=00`>4g134;847?n6:?4a?45k2wx;k4?:5y>6=c=9h?01?6=:0c5?840<3;j9638f;01g>{t090;69u229d95d3<5;2864<51`48970>28k<706>:30`?xu?:3:1?v3=7c82e3=::?31=l74=90967e5z?fe?7f>27:a49>af<6i<16==<51`58941528k>70?83;3b1>;6==0:m;5214595d3<58<36a49>52e=9h?01<69:0c5?87>93;j:63>c`82e0=:9=o1=l;4=00;>4g234;9j7?n5:?270<6i?16=9;51`489=5=:;i0q~6;:1824~;4k3;j:6393;3b2>;3m3;j:63>1582e0=:mm0:m:52f182e0=:9931=l84=057>4g234;=87?n6:?23`<6i<16=4<51`4894e728k370?=9;3b1>;6:m0:m85215095d0<51>1>?m4}r:6>5<6>r78i7?n5:?51?7f=27><7?n5:?250<6i<16=<651`789c4=9h?01<>k:0c5?872;3;j963>7182e0=:9>;1=l94=076>4g234;>j7?n6:?223<6i?16=:651`4894>b28k>70?6d;3b1>;60j0:m;521bf95d3<589h6a79><0<5:j1v5850;3185a28k>7089:0c6?83628k>70h::0c5?876>3;j963i8;3b1>;68<0:m;5211495d1<58<>627:5o4>a69>52d=9h?01<66:0c5?87dk3;j963>4682e0=:9<:1=l94=063>4g1342=6?a69>26<6i>168h4>a69>ad<6i>16j84>a69>ag<6i<16j94>a49>50>=9h?01<8<:0c5?87003;j;63>7`82e0=:9>n1=l;4=0:g>4g134;h<7?n9:?215<6i?16=9=51`489=1=:;i0q~77:181[??34326a49>63e=9h=0147523a8yv?d2909wS7l;<;g>4g23ty2h7>52z?164`4<50l1>?m4}rc`>5<5sWkh70j=:30`?xufl3:1>vPnd:?g7?47m2wxmh4?:3y]e`=:l=0976b3tyi=7>52z\a5>;c?38;i6s|b283>7}Yj:16h54=0d9~wg2=838pRo:4=e;967e6=4={_`6?8bf2;8h7p}m6;296~Xe>27on7<=c:pf2<72;qUn:52db816f=z{k21<734nn6?{tjk0;6?uQbc9>a5<58l1vom50;0xZge<5l;1>=k4}rf3>5<5sWn;70j>:30`?xub<3:1>v3j8;00e>;c=3;j96s|e883>7}:m10jn63>12816f=z{lk1<7af<5:j16==o51`58yvcc2909w0kk:30`?8`b28k=7p}je;296~;bm389o63ie;3b3>{tmo0;6?u2eg816f=:99<1=l64}rd3>5<5s4l;6?4g03tym=7>52z?e5?45k27:<<4>a69~wc4=838p1k<523a8946628k=7p}i3;296~;a;389o63>0082e==z{o>1<7=:0c5?xua?3:1>v3i7;01g>;68;0:m55rsg:94?4|5o21>?m4=032>4g?3tym57>52z?e=?45k27:=?4>a99~wcg=838p1ko523a8946428k=7p}ib;296~;aj389o63>0282e2=z{oi1<71vkk50;0x9cc=:;i01<>9:0c5?xuan3:1>v3if;01g>;68>0:m;5rs023>5<5s4;;<7<=c:?ee?7f?2wx==?50;0x94662;8h70??7;3b3>{t9981<774d34;;j7?n7:p555=838p1<><:30`?87703;j;6s|11694?4|58:?6?{t99<1<774d34;:>7?n7:p551=838p1<>8:30`?877k3;j:6s|11:94?4|58:36?2;8h70??e;3b2>{t99k1<774d34;;i7?n7:p55d=838p1<>m:30`?8`e28k=7p}>0b83>7}:99i1>?m4=02e>4g13ty:55b=:;i011183>7}:98:1>?m4=030>4g13ty:=<4?:3y>547=:;i015;296~;69<09>n52fb82e3=z{8;=6=4={<322?45k27mo7?n7:p541=838p14g13ty:=44?:4y>a=94n0:?25g<5:j1v2282e3=z{8;h6=4={<32g?45k27:><4>a69~w47c2909w0?>d;01g>;6:80:m;5rs03f>5<5s4;:i7<=c:?264<6i11v2382e2=z{88;6=4={<314?45k27:=o4>a69~w4462909w0?=1;01g>;6:;0:m;5rs001>5<5s4;9>7<=c:?266<6i>1v<<<:181875;389o63>1c82e3=z{l?1<775f34n=651d=:;i0q~?=6;296~;6:?09>n5212;95d052z?262<5:j16=>;51`58yv7503:1>v3>29816f=:9:<1=l84}r31=?6=:r7:>44=2b9>560=9h=0q~?=a;296~;6:h09>n5212`95d>52z?26g<5:j16=9?51`58yv75k3:1>v3>2b816f=:9:n1=l84}r31`?6=:r7:>i4=2b9>561=9h<0q~?=e;296~;6:l09>n5212595d152z?26c<5:j16=>651`58yv7483:1>v3>31816f=:9:o1=l94}r305?6=:r7:?<4=2b9>565=9h<0q~?<2;296~;6;;09>n5215`95d>52z?276<5:j16=>751`58yv74<3:1>v3>35816f=:9:k1=l94}r301?6=:r7:?84=2b9>512=9h<0q~?<6;296~;6;?09>n5212`95d052z?272<5:j16=>j51`58yv7403:1>v3>39816f=:9:o1=l84}r30=?6=:r7:?44=2b9>56`=9h=0q~?n5215295d152z?27g<5:j16=9?51`48yv74k3:1>v3>3b816f=:9:91=l94}r30`?6=:r7:?i4=2b9>510=9h20q~?n5215095d152z?27c<5:j16=9=51`58yv7383:1>v3>41816f=:9=21=l94}r375?6=:r7:8<4=2b9>512=9h=0q~?;2;296~;6<;09>n5215c95d152z?206<5:j16=9;51`58yv73<3:1>v3>45816f=:9=<1=l84}r371?6=:r7:884=2b9>51>=9h<0q~?;6;296~;6n5215;95d152z?202<5:j16=>=51`:8yv7303:1>v3>49816f=:9=h1=l94}r37=?6=:r7:844=2b9>51g=9h<0q~?;a;296~;6n5215`95d052z?20f<5:j16=>=51`;8yv73l3:1>v3>4e816f=:9:k1=l84}r37a?6=:r7:8h4=2b9>562=9h<0q~?;f;296~;6n5212695d1<7>52z?215<5:j16=9851`58yvc12909w0?:1;00e>;c?3;j96s|14094?4|58?:6ll4=04e>74d3ty:9>4?:3y>505=:;i01<;m:0c5?xu6==0;6?u2146967e<58<<65783>7}:9<<1>?m4=042>4g03ty:9:4?:3y>501=:;i01<8=:0c5?xu6=10;6?u214:967e<58<965`83>7}:9?m4=04f>4g03ty:9o4?:3y>50d=:;i01<8<:0c4?xu6=j0;6?u214a967e<585d83>7}:9?m4=07a>4g?3ty:9k4?:3y>50`=:;i01<8n:0c4?xu6>90;6?u2172967e<58<=66383>7}:9?81>?m4=04a>4g>3ty::>4?:3y>535=:;i01<87:0c4?xu6>=0;6?u2176967e<586783>7}:9?<1>?m4=04a>4g03ty:::4?:3y>531=:;i01<8m:0c;?xu6>10;6?u217:967e<586`83>7}:9?k1>?m4=04`>4g?3ty::o4?:3y>53d=:;i01<8k:0c5?xu6>j0;6?u217a967e<586d83>7}:9?o1>?m4=04e>4g03ty:;=4?:3y>526=:;i01<;l:0c4?xu6?80;6?u2163967e<58?o67283>7}:9>91>?m4=07e>4g03ty:;94?:3y>522=:;i01<8?:0c5?xu6?<0;6?u2167967e<58<;6`=<6i<1v<98:181870>3ki70?67;01g>{t9>21<774d34;287?n6:p52?=838p1<96:30`?87?n3;j46s|16c94?4|58=j6?{t9>i1<774d34;3;7?n6:p52b=838p1<9k:30`?87??3;j;6s|16g94?4|58=n6?{t91:1<774d34;2:7?n7:p5=7=838p1<6>:30`?87?03;j;6s|19094?4|58296?42;8h70?78;3b2>{t91>1<774d34;3m7?n6:p5=3=838p1<6::30`?87?j3;j:6s|19494?4|582=6?02;8h70?7c;3b3>{t9121<774d34;3h7?n7:p5=?=838p1<66:30`?87><3;j46s|19c94?4|582j6?2wx=5l50;0x94>e2;8h70?63;3b2>{t91i1<774d34;2<7?n6:p5=b=838p1<6k:30`?87>93;j;6s|19g94?4|582n6?2wx=5h50;0x94>a2;8h70?62;3b3>{t90:1<774d34;2?7?n7:p5<7=838p1<7>:30`?87><3;j;6s|18094?4|58396?{t90>1<774d34;2;7?n6:p5<3=838p1<7::30`?87>>3;j:6s|18494?4|583=6?{t9031<774d34;3>7?n6:p5{t90n1<774d34;3m7?n7:p5de=838pR50;0x9=>=:;i01bd82e2=z{8hm6=4n{<3af?g7348>>7o?;<3f2?g734;n>7o?;<3ga?g734;om7o?;<3g2?g734;o>7o?;<3`a?g734;h97<=c:p5f6=838p1{t9j91<774d34;h87?n8:p5f2=838p12wx=n950;0x94e02;8h70?l2;3b3>{t9j21<774d34;h>7?n8:p5f?=838p12wx=nl50;0x94ee2;8h70?l3;3b3>{t9ji1<774d34;h?7?n8:p5fb=838p1:30`?xu6l90;6?u21e2967e<58n:6d28k<7p}>d283>7}:9m81mo521e7967e52z?2`1<5:j16=i;51`58yv7e>3:1>v3>d7817d=::1n1=l94}r3g3?6=:r7:h;4nb:?2`<<5:j1vd882e2=z{8h<6=4<{<3ge?44i2795=4>a49>6=6=9h<0q~?kb;296~;6lh0jn63>de816f=z{8nh6=4={<3gg?45k27:hi4>a69~w4d?2908w0?ke;00e>;5180:m85229395d052z?2``;6m80:m:5rs0`:>5<5s4;n>7<1v{t9l>1<774d34;n97?n7:p5gg=838p174d3ty:i54?:3y>5`>=:;i01eb83>7}Y9li01523a894ca28k>7p}>f083>6}:9o;1>>o4=0de>4g1348?:7?n5:p5c4=83:``897352hh01>:5a59>73f683>7}:9o=1>?m4=0d:>4g03ty:j54?:3y>5c>=:;i01fb83>7}:9oi1>>o4=0da>4g23ty:ji4?:3y>5ce=ik16=kh523a8yv7am3:1>v3>fd816f=:9ol1=l94}r034?6=:rT9<=52210967e52z?146<5;h16>=<51`78yv47<3:1>v3=028bf>;58h09>n5rs326>5<5s48;:7<=c:?14d<6i?1v?>9:181847?389o63=0882e3=z{;:<6=4={<03a69~w76?2909w0;58h0:m:5rs301>5<5s4n?6?2wx>?=50;fx97072;9>70j;:0c6?8b528k>70j6:0c6?8bf28k>70jm:0c6?8bd28k>70jk:0c6?8bb28k>70ji:0c6?8c728k>70k>:0c6?8b428k>7p}=2583>7}:l<09>n521ef95d052z?g2?45k27:i<4>a79~w7412909w0j8:30`?87b=3;j:6s|23594?4|5m21>?m4=0g:>4g13ty9>54?:3y>a5<5:j16=ok51`48yv4513:1>v3j1;01g>;6l80:m;5rs30b>5<5s4n86?2wx>>l50;0xZ75e3488o7?n5:p66e=83;2w0?md;3b1>;6l90:m8521e695d3<58n36a49>5`2=9h?014g234?o64g234>264g1344g134;9<7?n5:?e=?7f=27:9l4>a49>5=6=9h?01:0c6?874:3;j963=3b816f=z{;9o6=4={_00`>;5<909>n5rs31e>5<5sW88j63=40816f=z{;>;6=4>6z?11c<6i:16=k?5a59>7dd2<58hi6l:4=0af>d2<58n96l:4=0f5>d2<58nj6l:4=0ff>d2<58o96l:4=0g5>d2<5l21m9521369e1=:9<;1m9521649e1=::<81m952d082e0=:l80:5h5225395d3<5;>;69<4=360>74d3ty9894?:3y>612=::k01?:<:0c6?xu5<<0;6?u22569eg=::=21>?m4}r072?6=:r798;4=2b9>61>=9h<0q~<;7;296~;5<>09>n5225:95d153z?2b`<6i<16>9951`78972c2;8h7p}=4`83>7}::=k1>?m4=36g>4g13ty98o4?:3y>61d=:;i01?:l:0c4?xu5o69k4=36e>4g23ty98k4?:`y>6<2=9h<01?:n:0c4?847>3;j;63>f782e0=:=j0:m8527082e0=:<10:m85210c95d1<58i268?50;0x97352;9j70<77;3b3>{t:<=1<74g2348>47<=c:p631=83=p1?88:31b?85728k=70;8:0c4?81428k=70:n:0c4?876i3;j:63>c182e2=z{;<36=4={<053?ge348=h7<=c:p63?=838p1?86:30`?841l3;j;6s|27c94?4|5;;l50;0x970e2;8h70<9d;3b<>{t:?i1<774d348=h7?n6:p63c=838p1?8j:30`?840=3;j;6s|27d94?4|5;2wx>:>50;0x97172;8h70<85;3b<>{t:>;1<774d348=m7?n6:p624=838p1?9=:30`?841i3;j;6s|26194?4|5;=86?2wx>::50;0x97132;8h70<9b;3b3>{t:>?1<774d348=o7?n6:p620=83>p1?99:31b?843i3;j:63=0682e0=:9o21=l94}r043?6=:r79;;4nb:?13=<5:j1v?96:18184003;j963=8c816f=z{;=j6=4={<04e?45k279;h4>a69~w71e2909w0<8b;01g>;50=0:m:5rs35`>5<5s481v?9k:181840l389o63=8882e2=z{;=n6=4={<04a?45k2794:4>a79~w71a2909w0<8f;01g>;50h0:m;5rs3:3>5<5s483<7<=c:?1<=<6i>1v?6>:18184?9389o63=8982e3=z{;296=4={<0;6?45k279454>a99~w7>42909w0<73;01g>;5010:m45rs3:7>5<5s48387<=c:?1<=<6ih1v?6::18184?=389o63=8682e==z{;2=6=4={<0;2?45k279444>a79~w7>02909w0<77;01g>;50h0:m:5rs3:;>5<5s48347<=c:?1a79~w7>d2909w0<7c;01g>;5?o0:m;5rs3:g>5<5s483h7<=c:?13c<6i>1v?6j:18184?m389o63=8182e2=z{;2m6=4={<0;b?45k2794<4>a69~w7?72909w0<60;01g>;50;0:m:5rs3;2>5<5s482=7<=c:?1<6<6i>1v?7=:18184>:389o63=8582e3=z{;386=4>1z?1=1<5:j16h94>9d9>`0<61l16h;4>9d9>`2<61l16h54>9d9>`7<61l16h44>9d9>`d<61l16ho4>9d9>`f<61l16hi4>9d9>``<61l16hk4>9d9>a5<61l16i<4>9d9>`6<61l1vqc886;295~N5=01vb;98:182M4212we::650;3xL73>3td=;44?:0yK60?51zJ11<=zf?=i6=4>{I06=>{i>>i1<7?tH37:?xh1?m0;6874}o4;6?6=9rB9945rn7:0>5<6sA8>56sa69694?7|@;?27p`98483>4}O:<30qc876;295~N5=01vb;68:182M4212we:5650;3xL73>3td=444?:0yK60?52zJ11<=zf?2i6=4>{I06=>{i>1i1<7?tH37:?xh10m0;6a290:wE<:9:m2<6=83;pD?;6;|l5=4<728qC>874}o4:6?6=9rB9945rn7;0>5<6sA8>56sa68694?7|@;?27p`99483>4}O:<30qc866;295~N5=01vb;78:182M4212we:4650;3xL73>3td=544?:0yK60?51zJ11<=zf?3i6=4>{I06=>{i>0i1<7?tH37:?xh11m0;6m3:1=vF=589~j3?a290:wE<:9:m2d6=83;pD?;6;|l5e4<728qC>874}o4b6?6=9rB9945rn7c0>5<6sA8>56sa6`694?7|@;?27p`9a483>4}O:<30qc8n6;295~N5=01vb;o8:182M4212we:l650;3xL73>3td=m44?:0yK60?51zJ11<=zf?ki6=4>{I06=>{i>hi1<7?tH37:?xh1im0;6874}o4a6?6=9rB9945rn7`0>5<6sA8>56sa6c694?7|@;?27p`9b483>4}O:<30qc8m6;295~N5=01vb;l8:182M4212we:o650;3xL73>3td=n44?:0yK60?51zJ11<=zf?hi6=4>{I06=>{i>ki1<7?tH37:?xh1jm0;6874}o4`6?6=9rB9945rn7a0>5<6sA8>56sa6b694?7|@;?27p`9c483>4}O:<30qc8l6;295~N5=01vb;m8:182M4212we:n650;3xL73>3td=o44?:0yK60?51zJ11<=zf?ii6=4>{I06=>{i>ji1<7?tH37:?xh1km0;6874}o4g6?6=9rB9945rn7f0>5<6sA8>56sa6e694?7|@;?27p`9d483>4}O:<30qc8k6;295~N5=01vb;j8:182M4212we:i650;3xL73>3td=h44?:0yK60?51zJ11<=zf?ni6=4>{I06=>{i>mi1<7?tH37:?xh1lm0;6vF=589~j3ba290:wE<:9:m2`6=838pD?;6;|l5a4<728qC>874}o4f6?6=9rB9945rn7g0>5<6sA8>56sa6d694?7|@;?27p`9e483>4}O:<30qc8j6;295~N5=01vb;k8:182M4212we:h650;3xL73>3td=i44?:0yK60?51zJ11<=zf?oi6=4>{I06=>{i>li1<7?tH37:?xh1mm0;6874}o4e6?6=9rB9945rn7d0>5<6sA8>56sa6g694?7|@;?27p`9f483>4}O:<30qc8i6;295~N5=01vb;h8:182M4212we:k650;3xL73>3td=j44?:0yK60?51zJ11<=zf?li6=4>{I06=>{i>oi1<7?tH37:?xh1nm0;6874}o536?6=9rB9945rn620>5<6sA8>56sa71694?7|@;?27p`80483>4}O:<30qc9?6;295~N5=01vb:>8:182M4212we;=650;3xL73>3td<<44?:0yK60?51zJ11<=zf>:i6=4>{I06=>{i?9i1<7?tH37:?xh08m0;6874}o526?6=9rB9945rn630>5<6sA8>56sa70694?7|@;?27p`81483>4}O:<30qc9>6;295~N5=01vb:?8:182M4212we;<650;3xL73>3td<=44?:0yK60?51zJ11<=zf>;i6=4>{I06=>{i?8i1<7?tH37:?xh09m0;6874}o516?6=9rB9945rn600>5<6sA8>56sa73694?7|@;?27p`82483>4}O:<30qc9=6;295~N5=01vb:<8:182M4212we;?650;3xL73>3td<>44?:0yK60?51zJ11<=zf>8i6=4>{I06=>{i?;i1<7?tH37:?xh0:m0;6874}o506?6=9rB9945rn610>5<6sA8>56sa72694?7|@;?27p`83483>4}O:<30qc9<6;295~N5=01vb:=8:182M4212we;>650;3xL73>3td51zJ11<=zf>9i6=4>{I06=>{i?:i1<7?tH37:?xh0;m0;6874}o576?6=9rB9945rn660>5<6sA8>56sa75694?7|@;?27p`84483>4}O:<30qc9;6;295~N5=01vb::8:182M4212we;9650;3xL73>3td<844?:0yK60?51zJ11<=zf>>i6=4>{I06=>{i?=i1<7?tH37:?xh0874}o566?6=9rB9945rn670>5<6sA8>56sa74694?7|@;?27p`85483>4}O:<30qc9:6;295~N5=01vb:;8:182M4212we;8650;3xL73>3td<944?:0yK60?m7>51zJ11<=zf>?i6=4>{I06=>{i?874}o556?6=9rB9945rn640>5<6sA8>56sa77694?7|@;?27p`86483>4}O:<30qc996;295~N5=01vb:88:182M4212we;;650;3xL73>3td<:44?:0yK60?51zJ11<=zf>{I06=>{i??i1<7?tH37:?xh0>m0;6874}o546?6=9rB9945rn650>5<6sA8>56sa76694?7|@;?27p`87483>4}O:<30qc986;295~N5=01vb:98:182M4212we;:650;3xL73>3td<;44?:0yK60?51zJ11<=zf>=i6=4>{I06=>{i?>i1<7?tH37:?xh0?m0;6874}o5;6?6=9rB9945rn6:0>5<6sA8>56sa79694?7|@;?27p`88483>4}O:<30qc976;295~N5=01vb:68:182M4212we;5650;3xL73>3td<444?:0yK60?51zJ11<=zf>2i6=4>{I06=>{i?1i1<7?tH37:?xh00m0;6a290:wE<:9:m3<6=83;pD?;6;|l4=4<728qC>874}o5:6?6=9rB9945rn6;0>5<6sA8>56sa78694?7|@;?27p`89483>4}O:<30qc966;295~N5=01vb:78:182M4212we;4650;3xL73>3td<544?:0yK60?51zJ11<=zf>3i6=4>{I06=>{i?0i1<7?tH37:?xh01m0;6m3:1=vF=589~j2?a290:wE<:9:m3d6=83;pD?;6;|l4e4<728qC>874}o5b6?6=9rB9945rn6c0>5<6sA8>56sa7`694?7|@;?27p`8a483>4}O:<30qc9n6;295~N5=01vb:o8:182M4212we;l650;3xL73>3td51zJ11<=zf>ki6=4>{I06=>{i?hi1<7?tH37:?xh0im0;6874}o5a6?6=9rB9945rn6`0>5<6sA8>56sa7c694?7|@;?27p`8b483>4}O:<30qc9m6;295~N5=01vb:l8:182M4212we;o650;3xL73>3td51zJ11<=zf>hi6=4>{I06=>{i?ki1<7?tH37:?xh0jm0;6874}o5`6?6=9rB9945rn6a0>5<6sA8>56sa7b694?7|@;?27p`8c483>4}O:<30qc9l6;295~N5=01vb:m8:182M4212we;n650;3xL73>3td51zJ11<=zf>ii6=4>{I06=>{i?ji1<7?tH37:?xh0km0;6874}o5g6?6=9rB9945rn6f0>5<6sA8>56sa7e694?7|@;?27p`8d483>4}O:<30qc9k6;295~N5=01vb:j8:182M4212we;i650;3xL73>3td51zJ11<=zf>ni6=4>{I06=>{i?mi1<7?tH37:?xh0lm0;6874}o5f6?6=9rB9945rn6g0>5<6sA8>56sa7d694?7|@;?27p`8e483>4}O:<30qc9j6;295~N5=01vb:k8:182M4212we;h650;3xL73>3td51zJ11<=zf>oi6=4>{I06=>{i?li1<7?tH37:?xh0mm0;6874}o5e6?6=9rB9945rn6d0>5<6sA8>56sa7g694?7|@;?27p`8f483>4}O:<30qc9i6;295~N5=01vb:h8:182M4212we;k650;3xL73>3td51zJ11<=zf>li6=4>{I06=>{i?oi1<7?tH37:?xh0nm0;6874}o:36?6=9rB9945rn920>5<6sA8>56sa81694?7|@;?27p`70483>4}O:<30qc6?6;295~N5=01vb5>8:182M4212we4=650;3xL73>3td3<44?:0yK60?51zJ11<=zf1:i6=4>{I06=>{i09i1<7?tH37:?xh?8m0;67m3:1=vF=589~j=6a290:wE<:9:m<46=83;pD?;6;|l;54<728qC>874}o:26?6=9rB9945rn930>5<6sA8>56sa80694?7|@;?27p`71483>4}O:<30qc6>6;295~N5=01vb5?8:182M4212we4<650;3xL73>3td3=44?:0yK60?51zJ11<=zf1;i6=4>{I06=>{i08i1<7?tH37:?xh?9m0;66m3:1=vF=589~j=7a290:wE<:9:m<76=83;pD?;6;|l;64<728qC>874}o:16?6=9rB9945rn900>5<6sA8>56sa83694?7|@;?27p`72483>4}O:<30qc6=6;295~N5=01vb5<8:182M4212we4?650;3xL73>3td3>44?:0yK60?51zJ11<=zutwKLNu6e185a404:j3vLMLt0|BCT~{GH \ No newline at end of file diff --git a/Logic/LAN_IDE/LAN_IDE_CP.ngd b/Logic/LAN_IDE/LAN_IDE_CP.ngd new file mode 100644 index 0000000..19ee67f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.ngd @@ -0,0 +1,3 @@ +XILINX-XDB 0.1 STUB 0.1 ASCII +XILINX-XDM V1.6e +$2:15=23-;B8>;4$0K610=#9G>?96*>N5:26>"Umcxeb`5 0,11<,T=D:<_2:8"Z7N=<.V;E85Q;1:22?47238>1CXZ_UU8B[IGI4891<3??;049MKIR\3N7=84?>0385317?799=196B[[PTV9MACXKZ6:6=0>3:09KPRW]]0YC@QM<083:45<;3E^X][[:HFF[D:5294:96:5OTVSQQ>49B8449=2K7=>0:;@>20;g59B84823H69<3;4A=02:0=F4;85;6O32282:0=F4;9586O32?68E959<2K783:4A=7=0>G;>7>0M1919:C?3;YNJ\L?7L27>89B8=8XAK_M86O39?;8EHO@IVIGGl5NMHEB[FJL98;0M@GHA^AOOZ~hz9:;<>5NNE68EKB5<2KEH>:4AOF70>GIL<80M^94AR]JFP@d3H__COA@T^MEB471129BQQIXKFDMEJQKOOG?5;743H__CRM@NGKD[AIIM585=?5NUUM\GJHAANUOCCKP0008EPRHWJEEJDIPDNLF[4753H__CRM@NGKD[AIIMV8:56OZTN]@KK@NOVNDBHQLYBNF858612K^XBQLOODJCZBHFLUHUNBJ<0<2=>GR\FUHCCHFG^FLJ@YDQJFN0?0>8:CVPJYDGGLBKRJ@ND]@]FJBW98:7L[[O^ALJCO@WMEEIRMVCMG\4ZYffm:;<=<=;@WWKZEHFOCLSIAAE^AZGICX8VUjbi>?01316>GR\FUHCCHFG^FLJ@YDQJFNS=QPaof34565:;1JYYAPCNLEMBYCGGOTOTMCE^2\[dhc89:;??<4ATVL[FIIN@MTHB@J_B[@H@Y7WVkeh=>?0501?DSSGVIDBKGH_EMMAZE^KEOT?5NUUM\GJHAANUOCCKPCXAOAZ6XWhdo<=>?7308EPRHWJEEJDIPDNLF[F_DDLU;SRoad1234=473H__CRM@NGKD[AIIMVIROAKP0^]lv5678;;0MXZ@_BMMBLAXLFDNSNWLLD]3[Ziu89:;=??4ATVL[FIIN@MTHB@J_B[@H@Y7WVey<=>?2338EPRHWJEEJDIPDNLF[F_DDLU;SRa}0123777?6338EPRHWJEEJDIPDNLF[F_DDLU;SRa}012334>209BQQIXKFDMEJQKOOG\G\EKMV;TSl`k012367=F]]ETOB@IIF]GKKCXKPIGIR?P_`lg45679;80MXZ@_BMMBLAXLFDNSNWLLD]2[Zgil9:;?01116>GR\FUHCCHFG^FLJ@YDQJFNS?0701?DSSGVIDBKGH_EMMAZE^KEOT=RQnne234515:2K^XBQLOODJCZBHFLUHUNBJ_0]\ekb789:3>=5NUUM\GJHAANUOCCKPCXAOAZ7XWfx;<=>=1:CVPJYDGGLBKRJ@ND]@]FJBW8UTc>?01316>GR\FUHCCHFG^FLJ@YDQJFNS<5NUUM\GJHAANUOCCKPCXAOAZ7XWfx;<=><209BQQIXKFDMEJQKOOG\G\EKMV;TSb|?012764=F]]ETOB@IIF]GKKCXKPIGIR?P_np34562:81JYYAPCNLEMBYCGGOTOTMCE^3\[jt789:=><5NUUM\GJHAANUOCCKPCXAOAZ7XWfx;<=>8209BQQIXKFDMEJQKOOG\G\EKMV;TSb|?012;64=F]]ETOB@IIF]GKKCXKPIGIR?P_np3456>911JYYAPCNLEMBYCGGOTOTMCE^015>GR\FUHCCHFG^FLJ@YDQJFNS?QPaof34565:2K^XBQLOODJCZBHFLUHUNBJ_3]\ekb789::>?5NUUM\GJHAANUOCCKPCXAOAZ4XWhdo<=>?2308EPRHWJEEJDIPDNLF[F_DDLU9SRoad12346453H__CRM@NGKD[AIIMVIROAKP2^]bja6789>9>6OZTN]@KK@NOVNDBHQLYBNF[7YXign;<=>:239BQQIXKFDMEJQKOOG\G\EKMV8TSl`k0123274897L[[O^ALJCO@WMEEIRMVCMG\6ZYffm:;<=6=0:CVPJYDGGLBKRJ@ND]@]FJBW;UTc>?0102?DSSGVIDBKGH_EMMAZE^KEOT>RQ`r12344453H__CRM@NGKD[AIIMVIROAKP2^]lv56788:9=6OZTN]@KK@NOVNDBHQLYBNF[7YXg{:;<=<=1:CVPJYDGGLBKRJ@ND]@]FJBW;UTc>?01115>GR\FUHCCHFG^FLJ@YDQJFNS?QPos23452592K^XBQLOODJCZBHFLUHUNBJ_3]\kw6789?9=6OZTN]@KK@NOVNDBHQLYBNF[7YXg{:;<=8=1:CVPJYDGGLBKRJ@ND]@]FJBW;UTc>?01515>GR\FUHCCHFG^FLJ@YDQJFNS?QPos2345>592K^XBQLOODJCZBHFLUHUNBJ_3]\kw6789327LQ>0^KAQC?3HU::RGMUG;8EZ70W@H^J45N_0:\MGSA12KT=4QFBTD;?DY6W@H^J45N_32\MGSA12KT>SDLZF99B[3YNJ\L37LQ6_H@VB==FWEKE0=0k;@]OEK:76VEIYK74A^NBJ9776l1JSAOA<02=[JDRN01JSAOA<03=a>GXDHD7=<0POCWE=>GXDHD7=?0j;@]OEK:6:7UDNXHm;@]OEK:6;3:556OPL@L?568b3HUGMC2>3?]LFP@?3HUGMC2>>e9B[IGI484TCO[I8:C\HDH;:7n0MRBNN=0=[JDRN11JSAOA<25h6OPL@L?0;YHJ\L37LQCAO>6:a=FWEKE080POCWE<>GXDHD7:3j4A^NBJ909WFH^J55N_MCM828c3HUGMC28>^MAQC>6m1JSAOA<8<\KGSA<2HN^_74BDPQ[LDRN:1IYK??;CWJHAYSI[MNXL\LH99AQVYNFOE:7N<4C058G4YNJ\L97N=8;B1\MGSA:2IN86MIIO;8GCOIW@H^J85LFNWWe>EAG\^TCO[I3:AOO2=DDBUNTYm4CMI\A]RXAK_M?6MCR89@KHKN\]OO96M__BQb?FVXKZUDNXH9;BR\MWWe3JZTE__PICWE1>EWW[Nj7N^PRE]LFP@23JZT[Ho4CQ]TAZIE]O=0O_KNTDF0?FRK92N?7I2?>49G8469=2N7=<0:;E>26;3B;9<0;285K<07=0>B;97>0H1<14:F?7;2586J35?68@909<2N7;3:4D=:=0>B;17?0H\2?>`9GU969W@H^J;5KQ=33:g=CY5;;2RGMUG48@T:697h0H\2>1?]JFP@13M[7=?0m;ES?578XAK_M:6J^<01=f>BV4895SDLZF79GU9736k1O]1?;>^KAQC>16:FR8439j2NZ0<;1_H@VB0=CY5;5m6J^<0<\MGSA=2NZ0?0n;ES?6;YNJ\L>7I_33?c8@T:46VCIYK;4DP>7:d=CY5>5SDLZF49GU939i2NZ080PICWE1>BV4?4j7I_36?]JFP@23M[7;3o4DP>4:ZOE]O?0H\27>`9GU9>9W@H^J85KQ=;=e>BV404TEO[Ie:FQGZURKJOX_K[C3:FP4==C[9UBNXH<;EQ2<>BT9VCIYK;4DUC@Og=C\HI@SBLZFD;8@Z6XGK_MIo5K_02\MJDRNLh0HR?>_HMAQCCe3MU:>RG@BTDFf>BX9:UBCO[IEc9G[42XAFH^JHl4D^36[LIE]OO27IQ>_N@VB@?3MU>SBLZFD;8@Z0XGK_MI45K_6]LFP@Bi2NT4RG@BTDFe>BX1VCDNXHJ7:Fbpd:76>1Omyo31?:8@jss95:546J`uu3?5;>1:Flqq7X8VUd~=>?00025>Bh}};T:=6J`uu3\4ZYhz9:;<<;>1:Flqq7X8VUd~=>?00425>Bh}};T0:Flqq7X8VUd~=>?0332?Air|8U;SRa}012365763Me~x??>;Emvp4Y7WVey<=>?2232?Air|8U;SRa}012361763Me~x;?>;Emvp4Y7WVey<=>?2632?Air|8U;SRa}01236=763Me~x<0038@jss9V:TSb|?0120547P_np34564:8;0Hb{{1^2\[jt789:8?<4038@jss9V:TSb|?0120147P_np34564>8;0Hb{{1^2\[jt789:8;<8038@jss9V:TSb|?0120=46P_np34563981Ocxz>_1]\kw6789>;=<5Kotv2[5YXg{:;<=:>109Gkpr6W9UTc>?016154=Cg|~:S=QPos234524981Ocxz>_1]\kw6789>?=<5Kotv2[5YXg{:;<=::109Gkpr6W9UTc>?016554=Cg|~:S=QPos234520991Ocxz>_1]\kw6789?:<6J`uu3\4ZYhz9:;<;??;Emvp4Y7WVey<=>?7028@jss9V:TSb|?012;55=Cg|~:S=QPos2345?a3Me~x_1]\kw6788;:=6J`uu3\4ZYhz9:;=<>>0:Flqq7X8VUd~=>?1333?Air|8U;SRa}0122746P_np34573991Ocxz>_1]\kw6788?:<6J`uu3\4ZYhz9:;=;??;Emvp4Y7WVey<=>>7028@jss9V:TSb|?013;55=Cg|~:S=QPos2344?03Me~xf:Flqq7X9VUd~=>?0028@jss9V;TSb|?012254=Cg|~:S_0]\kw6789;:=<5Kotv2[4YXg{:;<=?=109Gkpr6W8UTc>?013054=Cg|~:S_0]\kw6789;>=<5Kotv2[4YXg{:;<=?9109Gkpr6W8UTc>?013454=Cg|~:S_0]\kw6789;2==5Kotv2[4YXg{:;<=<>1:Flqq7X9VUd~=>?03225>Bh}};T=RQ`r123477692Ndyy?P1^]lv5678;8:=6J`uu3\5ZYhz9:;1:Flqq7X9VUd~=>?03625>Bh}};T=RQ`r123473692Ndyy?P1^]lv5678;<:=6J`uu3\5ZYhz9:;1:Flqq7X9VUd~=>?03:25>Bh}};T=RQ`r12347?682Ndyy?P1^]lv5678:;:7Iazt0]2[Ziu89:;?=?>;Emvp4Y6WVey<=>?3032?Air|8U:SRa}012377763Me~x_^mq4567;:;:7Iazt0]2[Ziu89:;?9?>;Emvp4Y6WVey<=>?3432?Air|8U:SRa}012373763Me~x_^mq4567;>;:7Iazt0]2[Ziu89:;?5?>;Emvp4Y6WVey<=>?3833?Air|8U:SRa}0123047;2038@jss9V;TSb|?0127746_0]\kw6789<:<6J`uu3\5ZYhz9:;<:??;Emvp4Y6WVey<=>?8028@jss9V;TSb|?012:3>Bh}};T>k5Kotv2[7YXg{:;<=??;Emvp4Y5WVey<=>?1038@jss9V8TSb|?0122447>3038@jss9V8TSb|?0122047>7038@jss9V8TSb|?0122<47?010254=Cg|~:S?QPos234545981Ocxz>_3]\kw678988=<5Kotv2[7YXg{:;<=<;109Gkpr6W;UTc>?010654=Cg|~:S?QPos234541981Ocxz>_3]\kw67898<=<5Kotv2[7YXg{:;<=<7109Gkpr6W;UTc>?010:55=Cg|~:S?QPos23455692Ndyy?P2^]lv5678:::=6J`uu3\6ZYhz9:;<>?>1:Flqq7X:VUd~=>?02025>Bh}};T>RQ`r123465692Ndyy?P2^]lv5678:>:=6J`uu3\6ZYhz9:;<>;>0:Flqq7X:VUd~=>?0533?Air|8U9SRa}0123146_3]\kw6789=:<6J`uu3\6ZYhz9:;<5??;Emvp4Y5WVey<=>?969Gkpr6W:l0Hb{{1^1\[jt789::<6J`uu3\7ZYhz9:;<;Emvp4Y4WVey<=>?1132?Air|8U8SRa}012354763Me~x?>;Emvp4Y4WVey<=>?1532?Air|8U8SRa}012350763Me~x;Emvp4Y4WVey<=>?1932?Air|8U8SRa}01235<773Me~x=1038@jss9V9TSb|?0121647=5038@jss9V9TSb|?0121247=9028@jss9V9TSb|?012054=Cg|~:S>QPos234557981Ocxz>_2]\kw67899:=<5Kotv2[6YXg{:;<===109Gkpr6W:UTc>?011054=Cg|~:S>QPos234553981Ocxz>_2]\kw67899>=<5Kotv2[6YXg{:;<==9109Gkpr6W:UTc>?011454=Cg|~:S>QPos23455?991Ocxz>_2]\kw6789>:<6J`uu3\7ZYhz9:;<8??;Emvp4Y4WVey<=>?6028@jss9V9TSb|?012455=Cg|~:S>QPos2345>682Ndyy?P3^]lv56780;0I55JXQCM@@B692OS\L@KEE]AGAYAAEO:86KWP@LGAAYDGGY_^LGATR32?@^WIGNNHRG\E^DJH@5@CKY80JK64FSMN[PEA92M87J@K1:K1?L653@;97D<=;H11?L233@H^J55FDD]B858?3@NNSL2>>`9J@@YF4;0;255FDD]B878d3@NNSLQ?_N@VBf=NLLUJSd9J@@YEIZOJH_2>>d9J@@YEIZOJH_2=>d9J@@YEIZOJH_2<>d9J@@YEIZOJH_2;>d9J@@YEIZOJH_2:>d9J@@YEIZOJH_29>d9J@@YEIZOJH_28>e9J@@YEIZOJH_Q?149J@@YEIZOJH_Q?_^mq45679?1BHHQMARGB@WY7WVey<=>?1048MACXJHYNMI\P0^]lv5678;;>7DJJ_CCPADBUW9UTc>?0035?LBBWKKXILJ]_1]\kw6788;:;6GKE^@BW@GCZV:TSb|?01324417:KGAZDF[LKO^R>P_np34576:8=0EIKPB@QFEATX8VUd~=>?10123>OCMVHJ_HOKR^2\[jt789;:8<84IEG\FDUBIMXT6:KGAZDF[LKO^R>P_np345739?1BHHQMARGB@WY7WVey<=>>5048MACXJHYNMI\P0^]lv5679?;=7DJJ_CCPADBUW9UTc>?00522>OCMVHJ_HOKR^2\[jt789;3=;5FDD]AEVCFL[U;SRa}0122=a=NLLUIM^KNDS]250=NLLUIM^KNDS]2[Ziu89:;=;5FDD]AEVCFL[U:SRa}0123540<;4IEG\FDUBIMXT>RQ`r123440QPos234576>2COIRLNSDCGVZ5XWfx;<=>=d:KGAZDF[LKO^R:>5:KGAZDF[LKO^R:P_np34566>2COIRLNSDCGVZ2XWfx;<=>>179J@@YEIZOJH_Q;_^mq4567:m1BHHQMARGB@WY29<1BHHQMARGB@WY2WVey<=>?179J@@YEIZOJH_Q:_^mq456798<0EIKPB@QFEATX=VUd~=>?03f8MACXJHYNMI\P6078MACXJHYNMI\P6^]lv56788<0EIKPB@QFEATX>VUd~=>?0035?LBBWKKXILJ]_7]\kw67898o7DJJ_CCPADBUW>;>7DJJ_CCPADBUW>UTc>?0135?LBBWKKXILJ]_6]\kw6789;::6GKE^@BW@GCZV=TSb|?0121=>OCMVIX0=0m;HFF[FU;93:556GKE^AP848c3@NNSN]P0^MAQC763@NNSN]P0^llp56788n0EIKPCR]2[JDRN8;0EIKPCR]2[kis89:;=l5FDD]FJDDKM880EIKPEOCAH@YXg{:;<=?<;HFF[@HFJEOTSb|?012257=NLLUNBLLCE^]lv5679890EIKPEOCAH@YXg{:;<3:KGAZCIIKFNSRa}0122645>4018MACXMGKI@HQPos2344323@NNS_o4IEG\VZIE]O=0EIKPR^Qe?LBBW[UXSRa}012355=NLLUYS^QPos23457682COIR\PS^]lv5678;?0EIKPW99J@@YPI@^o7DJJ_VCJPZOE]Ok0EIKPW^MAQC1?e:KGAZQX[Vey<=>?f:KGAZQX[Vey<=>?1g9J@@YPWZUd~=>?03d8MACX_VYTc>?011e?LBBW^UXSb|?0127b>OCMV]T_Ra}012317=NF11BBKK]RDF:?LHN\Z^JXH94IOV\KPRd3@D_SB[[_N@VB6=NF_o0ECQAGE]BJAYEKM80EB84IN@VB@02FJBRM\b:NBJZETWFH^J;5CAO]FJg=KIGUNBRAMUGc8HDHXAMOTO]94L@L\MKRd3EKESD@[_H@VB3=KIGUYHo5CAO]Q@ZIE]O=0@L@PWSJ`?IGIW^XCSBLZF29O@V>7@ZNCJc8IQGDCVEIYK:4MUAQ=>KSK[UBNXHl;LcikwPbzzcdbn5BiomqR`ttafd::6Cwos]BILAFWJF@Sua}01236>H7:2D:?6@>139M67=I;;1E8?5A539M27=I?>1EIYY@RJ48JJEKAY;0C95@BTD6?JDRNL90CCK=;NP0?JT5;2EY?>5@R518KW343F__?6AYR99LRWYHJ\L87BYA8:MTJZIE]O;0\:5_.7:g[I595_1117?U77<=1[==;;;Q3321=W99=87]?>4:R25521368T474<2Z:=8:4P0350>V69>>0\=1[=?6;;Q31=6=W9:>0\<=?4:R27423268T453<2Z:?8:4P0150>V6;>>0\<=74:R27<5?7]?;059S51433Y;??>5_1418T4043Y;939S66=W:990\??<;Q017>V5;:1[>9=4P370?U41;2Z9;>5_2908T653:R066=W;:90\>:<;Q167>V41;1[8>5_4118T1743Y>8?6^;429S005?>5_5518T0043Y?<;Q427>V1<:1[:;=4P7:0?U0>:2Z>87]9:3:R426=W?>90\:6<;Q5:7>V?8:1[4<=4P900?U>4;2Z39>5_8718T=143Y23>6^63:R:56=W1;90\4=<;Q;77>V>=:1[5;=4P850?U??;2ZJH95_ASVb?UOIWK_XEIVm;QKM[GSTFHGN?6^]E09Rg>TBXEKHIRADAX78V@UB\h1YI^K[_H@VB==UGDUI0=0n;SMN[G:629437_AB_C>2:f=UGDUIS=Q@BTD`?WIJWKU:SBLZF79QKHYHMk1YC@Q@E^MAQC>THEVENS^QPos23457692XDARAJ_R]\kw67898:=6\@M^MF[VYXg{:;<==i;SMN[JCX[Vey<=>?119QKHYHMVYTc>?01324>THEVENS^Q`r12347773[EFSBKPS^mq4567;8:0^BCPOD]P[jt789:??6\\T39QS2=U_VCIYK84Rdqvhq5<[L^j7^FZT^WS848>3ZB^XR[__078WIGQMh1X@LXJ_N@VB4=S;2^YE55[RHQWEQC33]X^I95[YQG0?PBT02_O_RGMUG48QKSTMMk0Y^K]_@NJEVe<]ZOYS[G\ICNF7>PDK01]EHYPTXRF5a=_AECET VKB!2-5%US]K*;"<.NSBKJ7>^HZ=1SC_<9;YQWHLD03QY_SJ@K7:ZPPZPDK<1SSB@J5:Z\PWO13QUQI_A9;Yfa[Lbe3QncS]|fmHlug>^c`VZye`Zvpdd8\anXX{cfZh||inl24>^ceVGjfb|Yesqjkk773QnfS@gaosTfvvohf?1Sc1>1129[wq4QFBTD7?_CUGh1jyyaloodjc45?0036?dssgjeejdiP_`lg456799;>7l{{obmmblaXWhdo<=>?1036?dssgjeejdiP_`lg45679;;>7l{{obmmblaXWhdo<=>?1237?dssgjeejdiP_`lg4567:8>0mxz`cnlembYXign;<=><159bqqidgglbkRQnne234526<2k~xbm`ngkd[Zgil9:;<8?;;`wwkfiin`mTSl`k0123242?01:20>gr|fidbkgh_^cm`5678090eikl;hff[Zgil9:;?002`?lbbWfx;<=>>1b9j``Yhz9:;<<h7djj_np34566=j1bhhQ`r123440d3`nnSb|?01223f=nllUd~=>?00:`?lbbWfx;<=>>9c9j``Yhz9:;?0107g>ocmVey<=>?24`8macXg{:;<==m;hff[jt789:?n6gke^mq4567=k1bhhQ`r12343d?015a?lbbWfx;<=>7b:kgaZiu89:;5k5buy2345Yffm:;<=??;lw{4567Whdo<=>?199mcadraen37um6512{h47=9:wlus201+6811seagaxtl2<>~kfqUjyyaP0^zgf*et|'rioisO@qd50>FGp;<36K4;:0yP`4<432c1fc<5l8l9wc=;8;38j62>2?1/?9:532`8yVe?2:>i6?78:010e7da2;n:j:5\260972b==3;8?l5<628qXh<4<4c81=2<6;:k9nk4=d0d1?!d?2:=n7E??6:tW5ag=83;1=7<:4zQg5?53j382;7?<3`0ab?4c9o80(>=n:357?S53?38py?9n:09v62d=82w/?=j536d8 4bc291/=il53938 4bd2;?>7o<98;2931<5<=09?a4>0;32>f==;*g6>5<#;9l1j<5a31g9b>=,l?0;6)=?f;fb?k57m3>07&h;:18'75`=n81e?=k5e:9(`2<72-9;j7jn;o13a?5<3"l=6=4+31d9b4=i;9o1h65$d983>!57n3nj7c=?e;08?.`?290/?=h5f09m75c=k21 h44?:%13b?bf3g9;i7?4;*db>5<#;9l1j<5a31g9f>=,lk0;6)=?f;fb?k57m3:07&k8:18'75`=n81e?=k55:9(bf<72-9;j7h>;o13a?g<3"o26=4+31d9b4=i;9o1865$fd83>!57n3l:7c=?e;;8?.ce290/?=h5f09m75c=;21 ==>50;&04c7=<#8:96=4+31d9b4=i;9o1;65$eg83>!57n3l:7c=?e;38?.77<3:1(>>i:g38j66b2?10'k<50;&04ca=<#8?1<7*<0g810>h48l0h76%>6;29 66a2;>0b>>j:c98/41=83.85$22e>72-593:1(>>i:368j66b2:10'`=<#;81<7*<0g810>h48l0976%>c;29 66a2;>0b>>j:698/ab=83.85$22e>72-cm3:1(>>i:ec8j66b2j10'?>50;&04c<5<2d8

6:9(60<72-9;j7<;;o13a?6<3";n6=4+31d961=i;9o1965$dg83>!57n3nj7c=?e;`8?.41290/?=h5259m75c=9<10'd=<#;=1<7*<0g810>h48l0:865$e083>!57n3nj7c=?e;;8?.4?290/?=h5259m75c=9:10'h<50;&04c44<3"o86=4+31d9`d=i;9o1;65$2`83>!57n38?7c=?e;32?>-b<3:1(>>i:ec8j66b2?10'?l50;&04c<5<2d8

0:9(6a<72-9;j7<;;o13a?`<3"8m6=4+31d961=i;9o1i65$d483>!57n3nj7c=?e;78?ldc2900c>=831d?4?::k24<<722ci97>5;h3ga?6=3fi26=44o31g>5<<1<75f27;94?=h:<81<75`27`94?=nkk0;66ald;29?l55?3:17d=;c;29?jea2900en>50;9jg0<722e95?4?::m1=1<722c9;54?::kaf?6=3f;m>7>5$22e>4`63g9;i7>4;n3e4?6=,::m6;o13a?7<3f;nj7>5$22e>4`63g9;i7<4;n056?6=,::m6?8>;o13a?6<3f8>j7>5$22e>7063g9;i7?4;n06`?6=,::m6?8>;o13a?4<3f8>n7>5$22e>7063g9;i7=4;n01b?6=,::m6?5$22e>74b3g9;i7?4;n123?6=,::m6>?9;o13a?6<3f9:97>5$22e>6713g9;i7?4;nc2>5<#;9l1m=5a31g94>=h1l0;6)=?f;c3?k57m3;07b7l:18'75`=i91e?=k52:9l=d<72-9;j7o?;o13a?5<3fh86=4+31d9e5=i;9o1865`b083>!57n3k;7c=?e;78?jga290/?=h5a19m75c=>21dmi4?:%13b?g73g9;i794;nca>5<#;9l1m=5a31g9<>=hi00;6)=?f;c3?k57m3307bo8:18'75`=i91e?=k5a:9le0<72-9;j7o?;o13a?d<3fk86=4+31d9e5=i;9o1o65`9983>!57n3k;7c=?e;f8?g54n3:1=7>50z&076<6m>1C?>k4H21;?!53>39?i6*=7080<5=h9l<1<7*<4781=4=51;294~"4;:08?45G32g8L65?3-9?:7<7b:&134<4091d>4850;&003<51810qo<<4;291?4=>r.8?>4>e39K76c<@:937)<:1;c8 7162:2;7dli:188mf1=831bnl4?::kg7?6=3f9:=7>5;c125?6=>3:1=nk=0;6)=;6;a7?>o4:h0;6)=;6;11e>=n;;<1<7*<478063=4?:083>5}#;=<1?9k4o3;2>5<#;=<1>4?4;|q054<72;qU?7?63tyo?7>52z\g7>;498098k5rsb594?4|Vj=01>?>:205?xuen3:1>vPmf:?0545<5s49:=7==a:?006<5181vqo=:e;297?4=4>e19K76c<@:937)<:1;c8 7162:2;7dln:188ma5=831d?78t$210>4c43-8<=7=70:m054<722c8==4?::kg7?6=3`i<6=44icc94?=e9l91<7850;2x 62128o?7d<;f;29 6212;>m76gmf;29 6212kl07dm;:18'710=k=10e>!53>382=65rb262>5<6290;w)=;6;0;f>i51?0;6)=;6;0:5>=z{m91<7m7p}ma;296~Xei27:i>4l4:pg2<72;qUo:521d1977052z\055=:9l91??o4}r125?6=:rT8=<521d196<752z?2a6t$214>3=#;:91=h94$265>62b3-8<=7=70:m2a3<72-9?:7<61:9~w6762909wS=>1:?054<4981vi=50;0xZa5<5:;:6i=4}r`b>5<5sWhj70=>1;`b?xu42908w0=>1;124>;4980h;63>:0g5?!54?320qpl<4g83>6<52=q/?>=51d28L65b3A9846*=508b?!409393<6gma;29?lb42900c>?>:188f676290>6?49{%107?7b;2.9;<4<819l747=831b?<>50;9j`6<722ch;7>5;h`b>5<3;n86g=4g83>!53>38?j65fbg83>!53>3hm76gl4;29 6212j>07d==a;29 6212:8j76g<2783>!53>399:65`28394?"47}Yjh16=h=5c59~wf1=838pRn94=0g0>6413ty8==4?:3y]746<58o86>7?63ty8?44?:3y>5`5=jo16?9?52848yxd6290:6=4?{%103?0<,:986vP<109>747=;8;0q~j<:181[b4349:=7j<;|qae?6=:rTim63<108ae>{t;3:1?v3<108055=:;8;1o:521;3f2>"4;>037psm22d94?5=:3>p(>=<:0g3?M54m2B8?55+2439f>"5?8084=5fb`83>>oc;3:17b=>1;29?g5693:197<56z&076<6m:1/>:?53928k6762900e>??:188ma5=831bo:4?::kae?6=3k;n?7>56;294~"4!53>3i?76g<2`83>!53>399m65f33494?"4;54o3;2>5<#;=<1>4?4;|`004<7280;6=u+35496=d52z\g7>;6m:098k5rscc94?4|Vkk012wx?<>50;0xZ67734;n?7==a:p747=838pR>?>;<3f7?4>92wx?>750;0x94c42kl01>:>:3;5?x{e93:1=7>50z&072<13-98?7?j7:&003<4:?53928k4c1290/?9852838?xu4980;6?uQ303896762:;:7p}k3;296~Xc;278=<4k3:pfd<72;qUnl523039fd=z{:0;6>u23039746<5:;:6n94=082a3=#;:=146srb5;94?3=:3=<:0g1?M54m2B8?55+26397=6>oei3:17dj<:188k6762900n>?>:185>5<7s-9?:7?j4:k10c<72-9?:7<;f:9jfc<72-9?:7li;:k`0?6=,:>=6n:4;h11e?6=,:>=6>50z&003<44?50;&003<51810q~=>1;296~X49816?5<5sWhm70=>1;`e?xuei3:1>vPma:?054{zj;1?5>4icd94?=nk>0;66gma;29?lb42900c>?>:188f676290=6=4?{%172?7b<2c98k4?:%172?43n21bnk4?:%172?da32ch87>5$265>f2<3`99m7>5$265>64f32c8>;4?:%172?55>21d>4?50;&003<51810qo=;3;295?6=8r.88;4<4d9l6<7=83.88;4=9098yv5693:1>vP<109>747=:0;0q~j<:181[b4349:=7<;f:pg2<72;qUo:523039770?>:20b?853;382=6srb6294?3=:3=<:0g1?M54m2B8?55+26397=6>oei3:17dj<:188k6762900n>?>:185>5<7s-9?:7?j4:k10c<72-9?:7<;f:9jfc<72-9?:7li;:k`0?6=,:>=6n:4;h11e?6=,:>=6>50z&003<44?50;&003<51810q~=>1;296~X49816?5<5sWhm70=>1;`e?xuei3:1>vPma:?054{zj;><6=4<:387!54;3;n<6F<3d9K76><,;?:6o5+26397=6>i4980;66l<1083>0<52?q/?>=51d18 7162:2;7b=>1;29?l5683:17dj<:188mf1=831bnl4?::`2a6<72?0;6=u+35495`2m6=4+354961`<3`hm6=4+3549fc=1<7*<478`0>=n;;k1<7*<47806d=5$265>7?632wi?9?50;394?6|,:>=6?6m;n0:2?6=,:>=6?7>;:p`6<72;qUh>521d1961`4<279~w6772909wS=>0:?2a6<4:h1v>?>:181[56927:i>4=909~w65>2909w0?j3;`e?8539382:6srb083>4<729q/?>956:&076<6m>1/?98535g8 7162:2;7b?j6;29 6212;3:76s|30394?4|V:;:70=>1;125>{tl:0;6?uQd29>747=l:1voo50;0xZgg<5:;:6oo4}r194?5|5:;:6>??;<125?e034;1=h84$214>==zuk9:o7>53;090~"4;:0:i=5G32g8L65?3-8>=7l4$352>6>73`hj6=44ie194?=h;8;1<75m30394?3=:3=<:0g0?!409393<6a<1083>>o4990;66gk3;29?le02900eoo50;9a5`5=83<1<7>t$265>4c33`8?j7>5$265>72a32cij7>5$265>g`<3`i?6=4+3549g1=5$265>64132e95<4?:%172?4>921vn>:>:182>5<7s-9?:7<7b:m1=3<72-9?:7<61:9~wa5=838pRi=4=0g0>72a3tyim7>52z\ae>;6m:0h86s|c683>7}Yk>16=h=53348yv5683:1>vP<119>5`5=;;k0q~=>1;296~X49816=h=52838yv5413:1>v3>e28ab>;4<8095;5r}c394?7=83:p(>=8:79'765=9l=0(>:9:26f?!409393<6a>e783>!53>382=65rs232>5<5sW9:=63<108054=z{m91<75<4s49:=7=>0:?0543}#;:91=h<4H21f?M5402.9;<4<819jfc<722ch;7>5;h`b>5<m76gmf;29 6212kl07dm;:18'710=k=10e>!53>382=65rb260>5<6290;w)=;6;17a>i5180;6)=;6;0:5>=z{:;:6=4={_125>;498095<5rse194?4|Vm901>?>:36e?xud?3:1>vPl7:?054<4:?1voh50;0xZg`<5:;:6oh4}r`b>5<5sWhj70=>1;a7?xu6m>0;6?u2303977g<5:>86?7>;|a647=83?1>78t$210>4c53A98i6F<399'627=;1:0eoh50;9jg2<722cim7>5;hf0>5<5<1290;w)=;6;3f0>o5=njo0;6)=;6;`e?>od<3:1(>:9:b68?l55i3:1(>:9:20b?>o4:?0;6)=;6;112>=h:0;1<7*<4781=4=51;294~"47}Yk>16?52z\ae>;4980h86s|1d594?4|5:;:6>92wvn??::186>7<1s-98?7?j2:J07`=O;:20(?9>:2:3?lda2900en950;9jfd<722co?7>5;n125?6=3k9:=7>56;294~"4!53>3i?76g<2`83>!53>399m65f33494?"4;54o3;2>5<#;=<1>4?4;|`006<7280;6=u+354971c;|qg7?6=:rTo?63<10810c=z{j=1<74=909~yg4613:197<56z&076<6m;1C?>k4H21;?!409393<6gmf;29?le02900eoo50;9j`6<722e8=<4?::`054<72?0;6=u+35495`2m6=4+354961`<3`hm6=4+3549fc=1<7*<478`0>=n;;k1<7*<47806d=5$265>7?632wi?9=50;394?6|,:>=6>:j;n0:5?6=,:>=6?7>;:p747=838pR>?>;<125?4>92wxh>4?:3y]`6=:;8;1>9h4}ra4>5<5sWi<70=>1;112>{tjo0;6?uQbg9>747=jo1voo50;0xZgg<5:;:6n:4}r3f3?6=:r78=<4<2`9>715=:0;0qpl=1e83>0<52?q/?>=51d08L65b3A9846*=7080<5=njo0;66gl7;29?ldf2900ei=50;9l747=831i?=6=6?:i;:kab?6=,:>=6oh4;ha7>5<#;=<1o954i20b>5<#;=<1??o4;h112?6=,:>=6><9;:m1=4<72-9?:7<61:9~f624290:6=4?{%172?53m2e95<4?:%172?4>921v>?>:181[569278=<4=909~wa5=838pRi=4=232>72a3tyh;7>52z\`3>;49808>;5rscd94?4|Vkl01>?>:cd8yvdf2909wSln;<125?e33ty:i:4?:3y>747=;;k01>:<:3;2?x{e:;;1<7;52;4x 65428o97E=;1?5>4icd94?=nk>0;66gma;29?lb42900c>?>:188f676290=6=4?{%172?7b<2c98k4?:%172?43n21bnk4?:%172?da32ch87>5$265>f2<3`99m7>5$265>64f32c8>;4?:%172?55>21d>4?50;&003<51810qo=;3;295?6=8r.88;4<4d9l6<7=83.88;4=9098yv5693:1>vP<109>747=:0;0q~j<:181[b4349:=7<;f:pg2<72;qUo:523039770?>:20b?853;382=6srb306>5<22;0=w)=<3;3f6>N4;l1C?>64$352>6>73`hm6=44ib594?=njh0;66gk3;29?j5693:17o=>1;292?6=8r.88;4>e59j61`=83.88;4=4g98mg`=83.88;4mf:9jg1<72-9?:7m;;:k06d<72-9?:7==a:9j770=83.88;4<2798k7?6290/?9852838?xd4<:0;6<4?:1y'710=;=o0c?7>:18'710=:0;07p}<1083>7}Y;8;01>?>:3;2?xuc;3:1>vPk3:?054<5<9;|qab?6=:rTij63<108ab>{tjh0;6?uQb`9>747=k=1v55;092~"4;:0:i?5G32g8L65?3-8<=7=70:kab?6=3`i<6=44icc94?=nl:0;66a<1083>>d4980;6;4?:1y'710=9l>0e?:i:18'710=:=l07dli:18'710=jo10en:50;&003<9:18'710=;;<07b<61;29 6212;3:76sm35194?7=83:p(>:9:26f?j4>93:1(>:9:3;2?>{t;8;1<77}Yl:16?2wxnk4?:3y]fc=:;8;1nk5rscc94?4|Vkk01>?>:b68yv7b?3:1>v3<10806d=:;=91>4?4}|`266<72<096;u+32195`4<@:9n7E=<8:&134<4091bnk4?::k`3?6=3`hj6=44ie194?=h;8;1<75m30394?0=83:p(>:9:0g7?l43n3:1(>:9:36e?>oen3:1(>:9:cd8?le3290/?985c598m64f290/?98533c8?l55>3:1(>:9:205?>i5180;6)=;6;0:5>=zj:>86=4>:183!53>39?i6a=9083>!53>382=65rs232>5<5sW9:=63<1081=4=z{m91<7m7p}l7;296~Xd?278=<4<279~wg`=838pRoh4=232>g`e683>7}:;8;1??o4=260>7?63twi=8h50;796?0|,:986N4;11/>:?53928mg`=831bo:4?::kae?6=3`n86=44o232>5<3;n86g=4g83>!53>38?j65fbg83>!53>3hm76gl4;29 6212j>07d==a;29 6212:8j76g<2783>!53>399:65`28394?"452z\054=:;8;1>4?4}rf0>5<5sWn870=>1;07b>{tk>0;6?uQc69>747=;;<0q~li:181[da349:=7li;|qae?6=:rTim63<108`0>{t9l=1<764f349??7<61:~f4>d290>6?49{%107?7b:2B8?h5G32:8 7162:2;7dli:188mf1=831bnl4?::kg7?6=3f9:=7>5;c125?6=>3:1=nk=0;6)=;6;a7?>o4:h0;6)=;6;11e>=n;;<1<7*<478063=4?:083>5}#;=<1?9k4o3;2>5<#;=<1>4?4;|q054<72;qU?7?63tyo?7>52z\g7>;498098k5rsb594?4|Vj=01>?>:205?xuen3:1>vPmf:?0545<5s49:=7==a:?006<5181vqo?m1;291?4=>r.8?>4>e39K76c<@:937)<81;1;4>oen3:17dm8:188mgg=831bh>4?::m054<722h8=<4?:783>5}#;=<1=h:4i36e>5<#;=<1>9h4;h`e>5<#;=<1nk54ib694?"4l54i205>5<#;=<1??84;n0:5?6=,:>=6?7>;:a715=83;1<7>t$265>62b3f82=7>5$265>7?632wx?52303961`7}Yjo16?f252z?054<4:h16?9=52838yxd4:j0;684=:7y'765=9l80D>=j;I10<>"5?8084=5fbg83>>od?3:17dln:188ma5=831d?t$265>4c33`8?j7>5$265>72a32cij7>5$265>g`<3`i?6=4+3549g1=5$265>64132e95<4?:%172?4>921vn>:<:182>5<7s-9?:7=;e:m1=4<72-9?:7<61:9~w6762909wS=>1:?054<5181vi=50;0xZa5<5:;:6?:i;|q`3?6=:rTh;63<108063=z{kl1<76<52=q/?>=51d28L65b3A9846*=508b?!409393<6gma;29?lb42900c>?>:188f676290>6?49{%107?7b;2.9;<4<819l747=831b?<>50;9j`6<722ch;7>5;h`b>5<3;n86g=4g83>!53>38?j65fbg83>!53>3hm76gl4;29 6212j>07d==a;29 6212:8j76g<2783>!53>399:65`28394?"47}Yjh16=h=5c59~wf1=838pRn94=0g0>6413ty8==4?:3y]746<58o86>7?63ty8?44?:3y>5`5=jo16?9?52848yxd6290:6=4?{%103?0<,:986vP<109>747=;8;0q~j<:181[b4349:=7j<;|qae?6=:rTim63<108ae>{t;3:1?v3<108055=:;8;1o:521;3f2>"4;>037psm4483>1<52=51d38L65b3A9846*=7080<5=nk>0;66gma;29?lb42900c>?>:188f676290>6?49{%107?7b;2.9;<4<819l747=831b?<>50;9j`6<722ch;7>5;h`b>5<3;n86g=4g83>!53>38?j65fbg83>!53>3hm76gl4;29 6212j>07d==a;29 6212:8j76g<2783>!53>399:65`28394?"47}Yjh16=h=5c59~wf1=838pRn94=0g0>6413ty8==4?:3y]746<58o86>7?63ty8?44?:3y>5`5=jo16?9?52848yxd5290:6=4?{%103?1<,:986vP<109>747=;8;0q~j<:181[b4349:=7j<;|q`3?6=:rTh;63<108`3>{tjh0;6?uQb`9>747=jh1v94?:3y>747=;8:01?4>e79'761=12wvn9:50;696?3|,:986;I10a>N4;11/>:?53928mf1=831bnl4?::kg7?6=3f9:=7>5;c125?6==381:v*<3282a6=#:>;1?5>4o232>5<0;66gma;29?g7b;3:1:7>50z&003<6m=1b>9h50;&003<5l4?:%172?55i21b??850;&003<4:?10c?7>:18'710=:0;07pl<4083>4<729q/?98529`8k7?1290/?9852838?xuc;3:1>vPk3:?2a6<55<5sWi<70?j3;112>{t;8:1<7{t;:31<7g`<5:>:6?79;|a6?6=93:1;1?5>4o0g5>5<#;=<1>4?4;|q054<72;qU?6763tyo?7>52z\g7>;4980o?6s|c683>7}Yk>16?gg1<76773481=h84$214><=zuk>86=4;:386!54;3;n=6F<3d9K76><,;=:6>6?;ha4>5<>i4980;66l<1083>0<52?q/?>=51d18 7162:2;7b=>1;29?l5683:17dj<:188mf1=831bnl4?::`2a6<72?0;6=u+35495`2m6=4+354961`<3`hm6=4+3549fc=1<7*<478`0>=n;;k1<7*<47806d=5$265>7?632wi?9?50;394?6|,:>=6?6m;n0:2?6=,:>=6?7>;:p`6<72;qUh>521d1961`4<279~w6772909wS=>0:?2a6<4:h1v>?>:181[56927:i>4=909~w65>2909w0?j3;`e?8539382:6srb383>4<729q/?>957:&076<6m>1/?98535g8 7162:2;7b?j6;29 6212;3:76s|30394?4|V:;:70=>1;125>{tl:0;6?uQd29>747=l:1vn950;0xZf1<5:;:6n94}r`b>5<5sWhj70=>1;`b?xu32909w0=>1;124>;528o=7)=<7;;8yxd5?j0;6>4>:2yK76><,:986?9:;h32`?6=3`;:i7>5;n11=?6=3k9?m7>53;294~"4;:08?i5G32g8L65?3-9?:7={t98o1<7{zj:;1<7<50;2x 6542;??7E=5$265>7?63A9?965rb25`>5<4290;w)=<3;17?M54m2B8?55+354976=#:>;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f75629096=4?{%107?42<2B8?h5G32:8 6212k=0(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo<<3;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"490;6?4?:1y'765=:<>0D>=j;I10<>"4>76sm25394?4=83:p(>=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj;>96=4<:183!54;383h6F<3d9K76><,:>=6?6l;%045?5?82c:i44?:%172?43n21b=ho50;&003<57<729q/?>=52468L65b3A9846*<478a3>"5?8084=5f1d:94?"45<#;=<1>4?4H266?>{e;8l1<7<50;2x 6542;??7E=5$265>7?63A9?965rb203>5<4290;w)=<3;0;`>N4;l1C?>64$265>7>d3-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98k7>?290/?9852838?xd4m3:1>7>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl4<4:J07`=O;:20(>:9:218 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65`29:94?"4=7;%172?d03-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=909K713<3th9<<4?:283>5}#;:91>5j4H21f?M5402.88;4=8b9'627=;1:0em76a=8983>!53>382=65rb330>5<5290;w)=<3;060>N4;l1C?>64$265>g1<,;=:6>6?;h3f=6?:i;:m1<=<72-9?:7<61:J000=53;294~"4;:094i5G32g8L65?3-9?:7<7c:&134<4091b=h750;&003<5=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj;;36=4<:183!54;383h6F<3d9K76><,:>=6?6l;%045?5?82c:i44?:%172?43n21b=ho50;&003<57<729q/?>=52468L65b3A9846*<478a3>"5?8084=5f1d:94?"45<#;=<1>4?4H266?>{e:8i1<7=50;2x 6542;2o7E=5m4$352>6>73`;n57>5$265>72a32c:il4?:%172?43n21d>5650;&003<51810qo<>f;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"44?:1y'765=:1n0D>=j;I10<>"45$265>72a32e9454?:%172?4>921vn?<<:181>5<7s-98?7<:4:J07`=O;:20(>:9:c58 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=6F<4498yg45<3:1?7>50z&076<50m1C?>k4H21;?!53>383o6*=7080<5=n9l31<7*<47810c=5$265>7?632wi>?950;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0eo6m00;6)=;6;07b>=n9lk1<7*<47810c=o4?:383>5}#;:91>8:4H21f?M5402.88;4m7:&134<4091b=h650;&003<5::;:a67e=8391<7>t$210>7>c3A98i6F<399'710=:1i0(?9>:2:3?l7b13:1(>:9:36e?>o6mh0;6)=;6;07b>=h:121<7*<4781=4=52;294~"4;:09995G32g8L65?3-9?:7l8;%045?5?82c:i54?:%172?43n21d>5650;&003<5181C?9;4;|`067<72:0;6=u+321971=O;:o0D>=7;%172?543-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98k7>?290/?9852838?xd4::0;6?4?:1y'765=:<>0D>=j;I10<>"4>76sm33694?5=83:p(>=<:268L65b3A9846*<47807>"5?8084=5f1d;94?"45<#;=<1>9h4;n0;=6?7>;:a773=8391<7>t$210>62<@:9n7E=<8:&003<4;2.9;<4<819j5`?=83.88;4=4g98m4cf290/?98525d8?j4?03:1(>:9:3;2?>{e:=k1<7=50;2x 6542;2o7E=5m4$352>6>73`;n57>5$265>72a32c:il4?:%172?43n21d>5650;&003<51810qo<;b;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"40D>=j;I10<>"4>76sm25f94?5=83:p(>=<:3:g?M54m2B8?55+35496=e<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9l6=>=83.88;4=9098yg43m3:1?7>50z&076<50m1C?>k4H21;?!53>383o6*=7080<5=n9l31<7*<47810c=5$265>7?632wi>>650;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0e29096=4?{%107?42<2B8?h5G32:8 6212k=0(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo<4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"4k4H21;?!53>3987)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=5$265>7?632wi>>m50;194?6|,:986?6k;I10a>N4;11/?98529a8 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65`29:94?"45<4290;w)=<3;17?M54m2B8?55+354976=#:>;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f3>=8381<7>t$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn;750;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0et$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn;l50;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0et$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn;j50;194?6|,:986>:4H21f?M5402.88;4<3:&134<4091b=h750;&003<56<729q/?>=5359K76c<@:937)=;6;10?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>4?4;|`5b?6=<3:1N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9j5`d=83.88;4=4g98k7>?290/?9852838?xd1?3:1?7>50z&076<50m1C?>k4H21;?!53>383o6*=7080<5=n9l31<7*<47810c=5$265>7?632wi;o4?:283>5}#;:91?95G32g8L65?3-9?:7=<;%045?5?82c:i44?:%172?43n21b=ho50;&003<54=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"47>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl8f;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"47>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl71;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"450z&076<4<2B8?h5G32:8 6212:90(?9>:2:3?l7b13:1(>:9:36e?>o6mh0;6)=;6;07b>=h:121<7*<4781=4=7E=5+26397=65$265>72a32c:io4?:%172?43n21d>5650;&003<51810qo6;:187>5<7s-98?7=:;I10a>N4;11/?985329'627=;1:0em76g>ec83>!53>38?j65`29:94?"45<4290;w)=<3;0;`>N4;l1C?>64$265>7>d3-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98k7>?290/?9852838?xd2<3:1>7>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl:5;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"43:1>7>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl:7;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"47>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl:9;292?6=8r.8?>4<7:J07`=O;:20(>:9:218 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65f1d`94?"45<#;=<1>9h4;h3f`?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f0g=8391<7>t$210>7>c3A98i6F<399'710=:1i0(?9>:2:3?l7b13:1(>:9:36e?>o6mh0;6)=;6;07b>=h:121<7*<4781=4=7>52;294~"4;:09995G32g8L65?3-9?:7l8;%045?5?82c:i54?:%172?43n21d>5650;&003<5181C?9;4;|`02a<72:0;6=u+321976b<@:9n7E=<8:&003<4;j1/>:?53928m4c>290/?98525d8?l7bi3:1(>:9:36e?>i5010;6)=;6;0:5>=zj:=?6=4<:183!54;398h6F<3d9K76><,:>=6>=l;%045?5?82c:i44?:%172?43n21b=ho50;&003<56<729q/?>=532f8L65b3A9846*<47807f=#:>;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f61129096=4?{%107?42<2B8?h5G32:8 6212k=0(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo=87;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"40D>=j;I10<>"4>76sm36;94?4=83:p(>=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj:=j6=4<:183!54;398h6F<3d9K76><,:>=6>=l;%045?5?82c:i44?:%172?43n21b=ho50;&003<56<729q/?>=532f8L65b3A9846*<47807f=#:>;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f60329096=4?{%107?42<2B8?h5G32:8 6212k=0(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo=95;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"4?0;6>4?:1y'765=;=1C?>k4H21;?!53>3987)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=5}#;:91>5j4H21f?M5402.88;4=8b9'627=;1:0em76a=8983>!53>382=65rb24;>5<4290;w)=<3;17?M54m2B8?55+354976=#:>;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f60>29086=4?{%107?533A98i6F<399'710=;:1/>:?53928m4c>290/?98525d8?l7bi3:1(>:9:36e?>i5010;6)=;6;0:5>=zj:5+26397=65$265>72a32e9454?:%172?4>921vn>8m:180>5<7s-98?7=;;I10a>N4;11/?985329'627=;1:0em76a=8983>!53>382=65rb24`>5<4290;w)=<3;0;`>N4;l1C?>64$265>7>d3-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98k7>?290/?9852838?xd4>l0;6>4?:1y'765=;=1C?>k4H21;?!53>3987)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=5}#;:91>5k4H21f?M5402.88;4=8b9'627=;1:0em76g>ec83>!53>38?j65`29:94?"43:1=7;%172?4?k2.9;<4<819j5`?=83.88;4=4g98m4cf290/?98525d8?l7bj3:1(>:9:36e?>o6mj0;6)=;6;07b>=n9ln1<7*<47810c=5}#;:91>5j4H21f?M5402.88;4=8b9'627=;1:0em76a=8983>!53>382=65rb251>5<3290;w)=<3;0;a>N4;l1C?>64$265>7>d3-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98m4ce290/?98525d8?j4?03:1(>:9:3;2?>{e;>91<7=50;2x 6542;2o7E=5m4$352>6>73`;n57>5$265>72a32c:il4?:%172?43n21d>5650;&003<51810qo:m:180>5<7s-98?7=;;I10a>N4;11/?985329'627=;1:0em76a=8983>!53>382=65rb5a94?4=83:p(>=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj=n1<7<50;2x 6542;??7E=5$265>7?63A9?965rb5g94?4=83:p(>=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj=l1<7=50;2x 6542:>0D>=j;I10<>"45$265>7?632wi9=4?:583>5}#;:91?85G32g8L65?3-9?:7=<;%045?5?82c:i44?:%172?43n21b=ho50;&003<56<729q/?>=529f8L65b3A9846*<4781;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f04=8391<7>t$210>62<@:9n7E=<8:&003<4;2.9;<4<819j5`?=83.88;4=4g98m4cf290/?98525d8?j4?03:1(>:9:3;2?>{e?;0;6>4?:1y'765=;=1C?>k4H21;?!53>3987)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=52;294~"4;:09995G32g8L65?3-9?:7l8;%045?5?82c:i54?:%172?43n21d>5650;&003<5181C?9;4;|`40?6=:3:1=7;%172?d03-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=909K713<3th<97>52;294~"4;:09995G32g8L65?3-9?:7l8;%045?5?82c:i54?:%172?43n21d>5650;&003<5181C?9;4;|`42?6=;3:1N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9l6=>=83.88;4=9098yg10290?6=4?{%107?523A98i6F<399'710=;:1/>:?53928m4c>290/?98525d8?l7bi3:1(>:9:36e?>o6mk0;6)=;6;07b>=h:121<7*<4781=4=<,:>=6?6l;%045?5?82c:i44?:%172?43n21b=ho50;&003<54<4:J07`=O;:20(>:9:218 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65`29:94?"45<4290;w)=<3;17?M54m2B8?55+354976=#:>;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f0c=8381<7>t$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn8h50;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0et$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn;?50;194?6|,:986>:4H21f?M5402.88;4<3:&134<4091b=h750;&003<51<729q/?>=5349K76c<@:937)=;6;10?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>9h4;n0;=6?7>;:a26<72:0;6=u+32196=b<@:9n7E=<8:&003<50j1/>:?53928m4c>290/?98525d8?l7bi3:1(>:9:36e?>i5010;6)=;6;0:5>=zj?>1<7=50;2x 6542:>0D>=j;I10<>"45$265>7?632wi=8;50;194?6|,:986>:4H21f?M5402.88;4<3:&134<4091b=h750;&003<5=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj8?36=4=:183!54;38>86F<3d9K76><,:>=6o94$352>6>73`;n47>5$265>72a32e9454?:%172?4>92B88854}c36=?6=:3:1=7;%172?d03-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=909K713<3th:9l4?:383>5}#;:91>8:4H21f?M5402.88;4m7:&134<4091b=h650;&003<5::;:a50d=8381<7>t$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn<;l:187>5<7s-98?7<7e:J07`=O;:20(>:9:3:`?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>9h4;n0;=6?7>;:a50b=8391<7>t$210>62<@:9n7E=<8:&003<4;2.9;<4<819j5`?=83.88;4=4g98m4cf290/?98525d8?j4?03:1(>:9:3;2?>{e90D>=j;I10<>"45$265>7?632wi=8850;194?6|,:986?6k;I10a>N4;11/?98529a8 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65`29:94?"4N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9l6=>=83.88;4=9098yg7483:1?7>50z&076<50m1C?>k4H21;?!53>383o6*=7080<5=n9l31<7*<47810c=5$265>7?632wi=>l50;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0e:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo?;f;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"40D>=j;I10<>"4>76sm14394?4=83:p(>=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj8?96=4=:183!54;38>86F<3d9K76><,:>=6o94$352>6>73`;n47>5$265>72a32e9454?:%172?4>92B88854}c367?6=:3:1=7;%172?d03-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=909K713<3th:>;4?:383>5}#;:91>8:4H21f?M5402.88;4m7:&134<4091b=h650;&003<5::;:a571=8381<7>t$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn<<7:180>5<7s-98?7<7d:J07`=O;:20(>:9:3:`?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>4?4;|`26<<72;0;6=u+3219602<@:9n7E=<8:&003=83.88;4=4g98k7>?290/?9852838L62232wi=?o50;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0e:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo?=c;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"40D>=j;I10<>"4>76sm13g94?4=83:p(>=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj88m6=4=:183!54;38>86F<3d9K76><,:>=6o94$352>6>73`;n47>5$265>72a32e9454?:%172?4>92B88854}c305?6=:3:1=7;%172?d03-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=909K713<3th:??4?:383>5}#;:91>8:4H21f?M5402.88;4m7:&134<4091b=h650;&003<5::;:a565=8381<7>t$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn<=;:181>5<7s-98?7<:4:J07`=O;:20(>:9:c58 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=6F<4498yg74=3:1?7>50z&076<4<2B8?h5G32:8 6212:90(?9>:2:3?l7b13:1(>:9:36e?>o6mh0;6)=;6;07b>=h:121<7*<4781=4=53;294~"4;:0886F<3d9K76><,:>=6>=4$352>6>73`;n57>5$265>72a32c:il4?:%172?43n21d>5650;&003<51810qo?<7;297?6=8r.8?>4<4:J07`=O;:20(>:9:218 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65`29:94?"4N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9j5`d=83.88;4=4g98k7>?290/?9852838?xd6;00;6>4?:1y'765=:1n0D>=j;I10<>"45$265>72a32e9454?:%172?4>921vn<=n:180>5<7s-98?7=;;I10a>N4;11/?985329'627=;1:0em76a=8983>!53>382=65rb01`>5<3290;w)=<3;16?M54m2B8?55+354976=#:>;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:k2ag<72-9?:7<;f:9l6=>=83.88;4=9098yg74l3:187>50z&076<4=2B8?h5G32:8 6212:90(?9>:2:3?l7b13:1(>:9:36e?>o6mh0;6)=;6;07b>=n9lh1<7*<47810c=5}#;:91>5j4H21f?M5402.88;4=8b9'627=;1:0em76a=8983>!53>382=65rb01e>5<3290;w)=<3;0;a>N4;l1C?>64$265>7>d3-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98m4ce290/?98525d8?j4?03:1(>:9:3;2?>{e9=:1<7=50;2x 6542;2o7E=5m4$352>6>73`;n57>5$265>72a32c:il4?:%172?43n21d>5650;&003<51810qo?;1;290?6=8r.8?>4<5:J07`=O;:20(>:9:218 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65f1d`94?"45<#;=<1>4?4;|`207<72:0;6=u+32196=b<@:9n7E=<8:&003<50j1/>:?53928m4c>290/?98525d8?l7bi3:1(>:9:36e?>i5010;6)=;6;0:5>=zj8>86=4<:183!54;383h6F<3d9K76><,:>=6?6l;%045?5?82c:i44?:%172?43n21b=ho50;&003<54583>6<729q/?>=5359K76c<@:937)=;6;10?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>4?4;|`200<72:0;6=u+321971=O;:o0D>=7;%172?543-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98k7>?290/?9852838?xd6<>0;6>4?:1y'765=;=1C?>k4H21;?!53>3987)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=5}#;:91?95G32g8L65?3-9?:7=<;%045?5?82c:i44?:%172?43n21b=ho50;&003<54883>6<729q/?>=529f8L65b3A9846*<4781;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f42f29086=4?{%107?4?l2B8?h5G32:8 6212;2h7)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=5}#;:91>5k4H21f?M5402.88;4=8b9'627=;1:0em76g>ec83>!53>38?j65`29:94?"4N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9j5`d=83.88;4=4g98k7>?290/?9852838?xd6=j;I10<>"45$265>72a32c:io4?:%172?43n21d>5650;&003<51810qo?;e;297?6=8r.8?>4=8e9K76c<@:937)=;6;0;g>"5?8084=5f1d;94?"45<#;=<1>9h4;n0;=6?7>;:a5=c=8381<7>t$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn<76:181>5<7s-98?7<:4:J07`=O;:20(>:9:c58 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=6F<4498yg7f<3:1?7>50z&076<50m1C?>k4H21;?!53>383o6*=7080<5=n9l31<7*<47810c=5$265>7?632wi=ll50;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0eo6m00;6)=;6;07b>=n9lk1<7*<47810c=5}#;:91>8:4H21f?M5402.88;4m7:&134<4091b=h650;&003<5::;:a5dc=8381<7>t$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn5<7s-98?7<:4:J07`=O;:20(>:9:c58 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=6F<4498yg7e83:1>7>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl>8g83>6<729q/?>=5359K76c<@:937)=;6;10?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>4?4;|`2=5<72;0;6=u+3219602<@:9n7E=<8:&003=83.88;4=4g98k7>?290/?9852838L62232wi=4?50;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0e:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo?63;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"40D>=j;I10<>"4>76sm18794?4=83:p(>=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj83=6=4;:183!54;39>7E=5+26397=65$265>72a32c:io4?:%172?43n21d>5650;&003<51810qo?67;297?6=8r.8?>4=8e9K76c<@:937)=;6;0;g>"5?8084=5f1d;94?"45<#;=<1>9h4;n0;=6?7>;:a5<>=8391<7>t$210>7>c3A98i6F<399'710=:1i0(?9>:2:3?l7b13:1(>:9:36e?>o6mh0;6)=;6;07b>=h:121<7*<4781=4=53;294~"4;:0886F<3d9K76><,:>=6>=4$352>6>73`;n57>5$265>72a32c:il4?:%172?43n21d>5650;&003<51810qo?6b;297?6=8r.8?>4=8e9K76c<@:937)=;6;0;g>"5?8084=5f1d;94?"45<#;=<1>9h4;n0;=6?7>;:a5t$210>62<@:9n7E=<8:&003<4;2.9;<4<819j5`?=83.88;4=4g98m4cf290/?98525d8?j4?03:1(>:9:3;2?>{e90n1<7=50;2x 6542:>0D>=j;I10<>"45$265>7?632wi=4k50;194?6|,:986?6k;I10a>N4;11/?98529a8 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65`29:94?"4N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9l6=>=83.88;4=9098yg7f83:1?7>50z&076<4<2B8?h5G32:8 6212:90(?9>:2:3?l7b13:1(>:9:36e?>o6mh0;6)=;6;07b>=h:121<7*<4781=4=53;294~"4;:0886F<3d9K76><,:>=6>=4$352>6>73`;n57>5$265>72a32c:il4?:%172?43n21d>5650;&003<51810qo?n2;297?6=8r.8?>4<4:J07`=O;:20(>:9:218 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65`29:94?"4N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9l6=>=83.88;4=9098yg7f=3:1?7>50z&076<50m1C?>k4H21;?!53>383o6*=7080<5=n9l31<7*<47810c=5$265>7?632wi=l850;794?6|,:986?6i;I10a>N4;11/?98529a8 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65f1d`94?"45<#;=<1>9h4;n0;=6?7>;:a5d1=83>1<7>t$210>7>b3A98i6F<399'710=:1i0(?9>:2:3?l7b13:1(>:9:36e?>o6mh0;6)=;6;07b>=n9lh1<7*<47810c=5}#;:91?95G32g8L65?3-9?:7=<;%045?5?82c:i44?:%172?43n21b=ho50;&003<5a883>6<729q/?>=529f8L65b3A9846*<4781;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f4gf29086=4?{%107?4?l2B8?h5G32:8 6212;2h7)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=4?:283>5}#;:91?95G32g8L65?3-9?:7=<;%045?5?82c:i44?:%172?43n21b=ho50;&003<5bd83>6<729q/?>=5359K76c<@:937)=;6;10?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>4?4;|`2g<<72;0;6=u+3219602<@:9n7E=<8:&003=83.88;4=4g98k7>?290/?9852838L62232wi=i=50;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0e:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo?k5;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"44?:1y'765=:1n0D>=j;I10<>"45$265>72a32e9454?:%172?4>921vn5<7s-98?7<:4:J07`=O;:20(>:9:c58 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=6F<4498yg7c03:1>7>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl>b583>7<729q/?>=52468L65b3A9846*<478a3>"5?8084=5f1d:94?"45<#;=<1>4?4H266?>{e9k?1<7<50;2x 6542;??7E=5$265>7?63A9?965rb0`5>5<5290;w)=<3;060>N4;l1C?>64$265>g1<,;=:6>6?;h3f=6?:i;:m1<=<72-9?:7<61:J000=52;294~"4;:09995G32g8L65?3-9?:7l8;%045?5?82c:i54?:%172?43n21d>5650;&003<5181C?9;4;|`2f=<72;0;6=u+3219602<@:9n7E=<8:&003=83.88;4=4g98k7>?290/?9852838L62232wi=o750;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0e:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo?mb;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"44?:1y'765=;=1C?>k4H21;?!53>3987)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=5}#;:91>5k4H21f?M5402.88;4=8b9'627=;1:0em76g>ec83>!53>38?j65`29:94?"4N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9l6=>=83.88;4=9098yg7d83:1?7>50z&076<4<2B8?h5G32:8 6212:90(?9>:2:3?l7b13:1(>:9:36e?>o6mh0;6)=;6;07b>=h:121<7*<4781=4=53;294~"4;:0886F<3d9K76><,:>=6>=4$352>6>73`;n57>5$265>72a32c:il4?:%172?43n21d>5650;&003<51810qo?l2;297?6=8r.8?>4<4:J07`=O;:20(>:9:218 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65`29:94?"4N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9l6=>=83.88;4=9098yg7d<3:1?7>50z&076<4<2B8?h5G32:8 6212:90(?9>:2:3?l7b13:1(>:9:36e?>o6mh0;6)=;6;07b>=h:121<7*<4781=4=53;294~"4;:094i5G32g8L65?3-9?:7<7c:&134<4091b=h750;&003<5=<:3:g?M54m2B8?55+35496=e<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9l6=>=83.88;4=9098yg7d?3:1?7>50z&076<50m1C?>k4H21;?!53>383o6*=7080<5=n9l31<7*<47810c=5$265>7?632wi=n650;194?6|,:986?6k;I10a>N4;11/?98529a8 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65`29:94?"4=7;%172?4?k2.9;<4<819j5`?=83.88;4=4g98m4cf290/?98525d8?l7bj3:1(>:9:36e?>i5010;6)=;6;0:5>=zj8ii6=4<:183!54;39?7E=5+26397=65$265>72a32e9454?:%172?4>921vn5<7s-98?7=;;I10a>N4;11/?985329'627=;1:0em76a=8983>!53>382=65rb0ag>5<4290;w)=<3;17?M54m2B8?55+354976=#:>;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f4eb29086=4?{%107?4?l2B8?h5G32:8 6212;2h7)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=5}#;:91>5h4H21f?M5402.88;4=8b9'627=;1:0em76g>ec83>!53>38?j65f1da94?"45<#;=<1>4?4;|`2`5<72:0;6=u+321971=O;:o0D>=7;%172?543-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98k7>?290/?9852838?xd6l80;6>4?:1y'765=:1n0D>=j;I10<>"45$265>72a32e9454?:%172?4>921vn5<7s-98?7<7d:J07`=O;:20(>:9:3:`?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>4?4;|`014<72<0;6=u+321973=O;:o0D>=7;%172?543-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98m4ce290/?98525d8?l7bk3:1(>:9:36e?>i5010;6)=;6;0:5>=zj:?=6=4=:183!54;38>86F<3d9K76><,:>=6o94$352>6>73`;n47>5$265>72a32e9454?:%172?4>92B88854}c163?6=:3:1=7;%172?d03-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=909K713<3th8954?:383>5}#;:91>8:4H21f?M5402.88;4m7:&134<4091b=h650;&003<5::;:a70?=8381<7>t$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn>;n:181>5<7s-98?7<:4:J07`=O;:20(>:9:c58 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=6F<4498yg52j3:1>7>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl<5b83>7<729q/?>=52468L65b3A9846*<478a3>"5?8084=5f1d:94?"45<#;=<1>4?4H266?>{e;5m4$352>6>73`;n57>5$265>72a32c:il4?:%172?43n21b=hl50;&003<56<729q/?>=5359K76c<@:937)=;6;10?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>4?4;|`016<72:0;6=u+321971=O;:o0D>=7;%172?543-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98k7>?290/?9852838?xd4==0;694?:1y'765=;<1C?>k4H21;?!53>3987)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=5$265>7?632wi?8;50;694?6|,:986>;4H21f?M5402.88;4<3:&134<4091b=h750;&003<5m76a=8983>!53>382=65rb320>5<2290;w)=<3;15?M54m2B8?55+354976=#:>;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:k2ag<72-9?:7<;f:9j5`e=83.88;4=4g98k7>?290/?9852838?xd5800;6?4?:1y'765=:<>0D>=j;I10<>"4>76sm21c94?4=83:p(>=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj;:i6=4=:183!54;38>86F<3d9K76><,:>=6o94$352>6>73`;n47>5$265>72a32e9454?:%172?4>92B88854}c03g?6=:3:1=7;%172?d03-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=909K713<3th95}#;:91>8:4H21f?M5402.88;4m7:&134<4091b=h650;&003<5::;:a65c=8381<7>t$210>7333A98i6F<399'710=j>1/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?M53=21vn?>i:181>5<7s-98?7<:4:J07`=O;:20(>:9:c58 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=6F<4498yg4683:1>7>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl=0583>7<729q/?>=52468L65b3A9846*<478a3>"5?8084=5f1d:94?"45<#;=<1>4?4H266?>{e:9?1<7;50;2x 6542:<0D>=j;I10<>"45$265>72a32c:in4?:%172?43n21d>5650;&003<51810qo4<6:J07`=O;:20(>:9:218 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65f1d`94?"45<#;=<1>9h4;n0;=6?7>;:a651=83>1<7>t$210>63<@:9n7E=<8:&003<4;2.9;<4<819j5`?=83.88;4=4g98m4cf290/?98525d8?l7bj3:1(>:9:36e?>i5010;6)=;6;0:5>=zj;:36=4<:183!54;383h6F<3d9K76><,:>=6?6l;%045?5?82c:i44?:%172?43n21b=ho50;&003<56083>6<729q/?>=5359K76c<@:937)=;6;10?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>4?4;|`22f<72;0;6=u+3219602<@:9n7E=<8:&003=83.88;4=4g98k7>?290/?9852838L62232wi=:950;094?6|,:986?;;;I10a>N4;11/?985b69'627=;1:0e529096=4?{%107?42<2B8?h5G32:8 6212k=0(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo?77;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"44?:1y'765=:1n0D>=j;I10<>"45$265>72a32e9454?:%172?4>921vn<66:181>5<7s-98?7<:4:J07`=O;:20(>:9:c58 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=6F<4498yg7?i3:1>7>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl>8c83>6<729q/?>=529f8L65b3A9846*<4781;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f40529096=4?{%107?42<2B8?h5G32:8 6212k=0(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>N4<<10qo?93;296?6=8r.8?>4=559K76c<@:937)=;6;`4?!409393<6g>e983>!53>38?j65`29:94?"4=0;6?4?:1y'765=:<>0D>=j;I10<>"4>76sm17794?4=83:p(>=<:377?M54m2B8?55+3549f2=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;I171>=zj8<=6=4=:183!54;38>86F<3d9K76><,:>=6o94$352>6>73`;n47>5$265>72a32e9454?:%172?4>92B88854}c353?6=;3:1N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9l6=>=83.88;4=9098yg7103:1>7>50z&076<5==1C?>k4H21;?!53>3h<7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=O;=?07pl>6883>7<729q/?>=52468L65b3A9846*<478a3>"5?8084=5f1d:94?"45<#;=<1>4?4H266?>{e9?k1<7<50;2x 6542;??7E=5$265>7?63A9?965rb04a>5<5290;w)=<3;060>N4;l1C?>64$265>g1<,;=:6>6?;h3f=6?:i;:m1<=<72-9?:7<61:J000=52;294~"4;:09995G32g8L65?3-9?:7l8;%045?5?82c:i54?:%172?43n21d>5650;&003<5181C?9;4;|`22`<72<0;6=u+321973=O;:o0D>=7;%172?543-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98m4ce290/?98525d8?l7bk3:1(>:9:36e?>i5010;6)=;6;0:5>=zj8<,:>=6?6l;%045?5?82c:i44?:%172?43n21b=ho50;&003<57183>6<729q/?>=5359K76c<@:937)=;6;10?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>4?4;|`234<72:0;6=u+321971=O;:o0D>=7;%172?543-8<=7=70:k2a<<72-9?:7<;f:9j5`g=83.88;4=4g98k7>?290/?9852838?xd6?;0;6>4?:1y'765=;=1C?>k4H21;?!53>3987)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=4?:283>5}#;:91?95G32g8L65?3-9?:7=<;%045?5?82c:i44?:%172?43n21b=ho50;&003<57583>6<729q/?>=529f8L65b3A9846*<4781;1?5>4i0g:>5<#;=<1>9h4;h3fe?6=,:>=6?:i;:m1<=<72-9?:7<61:9~f41229086=4?{%107?4?l2B8?h5G32:8 6212;2h7)<81;1;4>o6m00;6)=;6;07b>=n9lk1<7*<47810c=5}#;:91>5k4H21f?M5402.88;4=8b9'627=;1:0em76g>ec83>!53>38?j65`29:94?"4N4;l1C?>64$265>65<,;=:6>6?;h3f=?6=,:>=6?:i;:k2ad<72-9?:7<;f:9l6=>=83.88;4=9098yg7013:1?7>50z&076<50m1C?>k4H21;?!53>383o6*=7080<5=n9l31<7*<47810c=5$265>7?632wi=:o50;194?6|,:986>:4H21f?M5402.88;4<3:&134<4091b=h750;&003<5=<:268L65b3A9846*<47807>"5?8084=5f1d;94?"45<#;=<1>9h4;n0;=6?7>;:a52e=8391<7>t$210>62<@:9n7E=<8:&003<4;2.9;<4<819j5`?=83.88;4=4g98m4cf290/?98525d8?j4?03:1(>:9:3;2?>{e9>n1<7=50;2x 6542:>0D>=j;I10<>"45$265>7?632wi=:k50;194?6|,:986?6k;I10a>N4;11/?98529a8 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65`29:94?"4=7;%172?4?k2.9;<4<819j5`?=83.88;4=4g98m4cf290/?98525d8?j4?03:1(>:9:3;2?>{e91:1<7=50;2x 6542:>0D>=j;I10<>"45$265>7?632wi=5?50;694?6|,:986?6j;I10a>N4;11/?98529a8 7162:2;7d?j9;29 6212;>m76g>e`83>!53>38?j65f1d`94?"45<#;=<1>4?4;|`2<6<72:0;6=u+32196=b<@:9n7E=<8:&003<50j1/>:?53928m4c>290/?98525d8?l7bi3:1(>:9:36e?>i5010;6)=;6;0:5>=zj82?6=4<:183!54;39?7E=5+26397=65$265>72a32e9454?:%172?4>921vn<6::180>5<7s-98?7<7d:J07`=O;:20(>:9:3:`?!409393<6g>e883>!53>38?j65f1dc94?"45<#;=<1>4?4;|`2<3<72=0;6=u+32196=c<@:9n7E=<8:&003<50j1/>:?53928m4c>290/?98525d8?l7bi3:1(>:9:36e?>o6mk0;6)=;6;07b>=h:121<7*<4781=4=6=4=:183!54;3;ni6F<3d9K76><,:>=6o94H37;?!42138?j6*=7080<5=n9l21<7*<47810c=52;294~"4;:0:ih5G32g8L65?3-9?:7l8;I06<>"5=0098k5+26397=65$265>7?632wi4:4?:383>5}#;:91=hk4H21f?M5402.88;4m7:J11==#:<31>9h4$352>6>73`;n47>5$265>72a32e9454?:%172?4>921vn5650;094?6|,:986N4;11/?985b69K60><,;?26?:i;%045?5?82c:i54?:%172?43n21d>5650;&003<51810qo6j:181>5<7s-98?7?je:J07`=O;:20(>:9:c58L73?3-8>57<;f:&134<4091b=h650;&003<54>ed9K76c<@:937)=;6;`4?M4202.9944=4g9'627=;1:0e7<729q/?>=51dg8L65b3A9846*<478a3>N5=11/>87525d8 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=65rb8294?4=83:p(>=<:0gf?M54m2B8?55+3549f2=O:<20(?;6:36e?!409393<6g>e983>!53>38?j65`29:94?"45<5290;w)=<3;3fa>N4;l1C?>64$265>g1<@;?37)<:9;07b>"5?8084=5f1d:94?"45<#;=<1>4?4;|`;`?6=:3:1=7;%172?d03A8>46*=58810c=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;:a=4<72;0;6=u+32195`c<@:9n7E=<8:&0036?;h3f=6?:i;:m1<=<72-9?:7<61:9~f=d=8381<7>t$210>4cb3A98i6F<399'710=j>1C>864$37:>72a3-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=9098yg?529096=4?{%107?7bm2B8?h5G32:8 6212k=0D?;7;%06=?43n2.9;<4<819j5`>=83.88;4=4g98k7>?290/?9852838?xd?k3:1>7>50z&076<6ml1C?>k4H21;?!53>3h<7E<:8:&11<<5:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?>{e1:0;6?4?:1y'765=9lo0D>=j;I10<>"4:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>=zj0>1<7<50;2x 65428on7E=2;>m7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=6=4=:183!54;3;ni6F<3d9K76><,:>=6o94H37;?!42138?j6*=7080<5=n9l21<7*<47810c=52;294~"4;:0:ih5G32g8L65?3-9?:7l8;I06<>"5=0098k5+26397=65$265>7?632wi5:4?:383>5}#;:91=hk4H21f?M5402.88;4m7:J11==#:<31>9h4$352>6>73`;n47>5$265>72a32e9454?:%172?4>921vnok50;094?6|,:986N4;11/?985b69K60><,;?26?:i;%045?5?82c:i54?:%172?43n21d>5650;&003<51810qo=6:181>5<7s-98?7?je:J07`=O;:20(>:9:c58L73?3-8>57<;f:&134<4091b=h650;&003<57<729q/?>=51dg8L65b3A9846*<478a3>N5=11/>87525d8 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=65rb237>5<5290;w)=<3;3fa>N4;l1C?>64$265>g1<@;?37)<:9;07b>"5?8084=5f1d:94?"45<#;=<1>4?4;|`a2?6=:3:1=7;%172?d03A8>46*=58810c=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;:a7g<72;0;6=u+32195`c<@:9n7E=<8:&0036?;h3f=6?:i;:m1<=<72-9?:7<61:9~f64?29096=4?{%107?7bm2B8?h5G32:8 6212k=0D?;7;%06=?43n2.9;<4<819j5`>=83.88;4=4g98k7>?290/?9852838?xdek3:1>7>50z&076<6ml1C?>k4H21;?!53>3h<7E<:8:&11<<5:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?>{e99l1<7:52;6x 6542;?<7E=;1?5>4i0g;>5<5<5<5290;w)=<3;3fa>"4:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>=zj;2j6=4<:080!54;383m6F=599'60?=:0;0(?9>:2:3?l7b03:17d?k9;29?j4?03:17o=;2;297?6=8r.88;4<319j5`>=83.88;4=4g98m64a290/?985d398k7>?290/?9852838L65632wx=h650;0xZ4c?349?>7?j8:p5a?=838pR5650;0xZ7>?349?>7<78:~w7>?2909wS<78:?2a`<5011v?;9:180[42>27:ih4>e99>6=g=:120q~?j8;296~X6m116>5o51d:8yv7c13:1>vP>d89>6=g=9m30qpl>1183>1<52=q/?>=52458L65b3A9846*=7080<5=n9l21<75f1e;94?=h:121<75`24494?=e9lo1<7<50;2x 65428on7)=;6;`4?M4202.9944=4g9'627=;1:0e=<:3:b?M4202.9944=909'627=;1:0e2900c?67:188f62529086=4?{%172?5482c:i54?:%172?43n21b??h50;&0035650;&003<5181C?>?4;|q2a=<72;qU=h64=261>4c?3ty:h44?:3y]5a?<5:>96>564=261>7>?3twx>5650;0xZ7>?34;ni7<78:p600=839pR?;9;<3fa?7b02794l4=899~w4c?2909wS?j8:?1d89~yg7693:187<54z&076<5=>1C?>k4H21;?!409393<6g>e983>>o6l00;66a=8983>>i5=?0;66l>ed83>7<729q/?>=51dg8 6212k=0D?;7;%06=?43n2.9;<4<819j5`>=83.88;4=4g98k7>?290/?9852838?xd50h0;6>4>:2y'765=:1k0D?;7;%06=?4>92.9;<4<819j5`>=831b=i750;9l6=>=831i?9<50;194?6|,:>=6>=?;h3f=6?:i;:k06c<72-9?:7j=;:m1<=<72-9?:7<61:J074=52z\2a==:;=81=h64}r3g=?6=:rT:h452350977`52z\1<==:;=81>564}|q1<=<72;qU>564=0gf>7>?3ty99;4?:2y]600<58on67<3s-98?7<:7:J07`=O;:20(?9>:2:3?l7b03:17d?k9;29?j4?03:17b<:6;29?g7bm3:1>7>50z&076<6ml1/?985b69K60><,;?26?:i;%045?5?82c:i54?:%172?43n21d>5650;&003<51810qo<7a;297?7=;r.8?>4=8`9K60><,;?26?7>;%045?5?82c:i54?::k2`<<722e9454?::`007<72:0;6=u+35497665$265>a4<3f8347>5$265>7?63A98=65rs0g;>5<5sW;n463<4382a==z{8n26=4={_3g=>;4<;08>k5rs3:;>5<5sW83463<4381<==zuz8347>52z\1<==:9lo1>564}r062?6=;rT99;521dg95`><5;2j6?67;|q2a=<72;qU=h64=3:b>4c?3ty:h44?:3y]5a?<5;2j61>7:t$210>7303A98i6F<399'627=;1:0e2900c?67:188k7312900n5<7s-98?7?je:&0036?;h3f=6?:i;:m1<=<72-9?:7<61:9~f7>f29086<4<{%107?4?i2B9955+24;96<7<,;=:6>6?;h3f5;n0;7>53;294~"45<#;=<1h?54o3:;>5<#;=<1>4?4H212?>{t9l21<7{t:121<75<5sW83463>ed81<==z{;?=6=4<{_062>;6ml0:i55229c96=>52z\2a==::1k1=h64}r3g=?6=:rT:h45229c95a?6}#;:91>5o4H21f?M5402B9955+24;96<7<,;=:6>6?;h3f5;n0;7>53;294~"45<#;=<1h?54o3:;>5<#;=<1>4?4H212?>{t9l21<7{t:121<75<42808w)=<3;0;e>N4;l1C?>64H37;?!421382=6*=7080<5=n9l21<75f1e;94?=h:121<75m35094?5=83:p(>:9:213?l7b03:1(>:9:36e?>o4:o0;6)=;6;f1?>i5010;6)=;6;0:5>N4;810q~?j8;296~X6m116?9<51d:8yv7c13:1>vP>d89>714=;;l0q~<78;296~X50116?9<529:8yxd69<0;6>4>:2y'765=:1k0D>=j;I10<>N5=11/>8752838 7162:2;7d?j8;29?l7c13:17b<78;29?g53:3:1?7>50z&003<4;91b=h650;&003<5=>;:p5`>=838pR349?>7==f:p6=>=838pR?67;<176?4?02wvn4<4s-98?7<7a:J07`=O;:20D?;7;%06=?4>92.9;<4<819j5`>=831b=i750;9l6=>=831i?9<50;194?6|,:>=6>=?;h3f=6?:i;:k06c<72-9?:7j=;:m1<=<72-9?:7<61:J074=52z\2a==:;=81=h64}r3g=?6=:rT:h452350977`52z\1<==:;=81>564}|`252<72:0:6>u+32196=g<@:9n7E=<8:J11==#:<31>4?4$352>6>73`;n47>5;h3g=?6=3f8347>5;c176?6=;3:1{t9m31<7{zj8;36=4<:080!54;383m6F<3d9K76><@;?37)<:9;0:5>"5?8084=5f1d:94?=n9m31<75`29:94?=e;=81<7=50;2x 6212:9;7d?j8;29 6212;>m76g<2g83>!53>3n976a=8983>!53>382=6F<3098yv7b03:1>vP>e99>714=9l20q~?k9;296~X6l016?9<533d8yv4?03:1>vP=899>714=:120qpl>1883>6<62:q/?>=529c8L65b3A9846F=599'60?=:0;0(?9>:2:3?l7b03:17d?k9;29?j4?03:17o=;2;297?6=8r.88;4<319j5`>=83.88;4=4g98m64a290/?985d398k7>?290/?9852838L65632wx=h650;0xZ4c?349?>7?j8:p5a?=838pR5650;0xZ7>?349?>7<78:~f47f29086<4<{%107?4?i2B8?h5G32:8L73?3-8>57<61:&134<4091b=h650;9j5a?=831d>5650;9a714=8391<7>t$265>6573`;n47>5$265>72a32c8>k4?:%172?b532e9454?:%172?4>92B8?<54}r3f52z\2`<=:;=81??h4}r0;1}#;:91>894H21f?M5402.9;<4<819j5`>=831b=i750;9l6=>=831d>8850;9a5`c=8381<7>t$210>4cb3-9?:7l8;I06<>"5=0098k5+26397=65$265>7?632wi>5o50;195?5|,:986?6n;I06<>"5=0095<5+26397=65<5<4290;w)=;6;104>o6m10;6)=;6;07b>=n;;l1<7*<478g6>=h:121<7*<4781=4=O;:;07p}>e983>7}Y9l201>:=:0g;?xu6l00;6?uQ1e;896252:8m7p}=8983>7}Y:1201>:=:3:;?x{t:121<7;50h09455rs0g;>5<5sW;n463=8`82a==z{8n26=4={_3g=>;50h0:h45r}c32g?6=<3818v*<328112=O;:o0D>=7;%045?5?82c:i54?::k2`<<722e9454?::m113<722h:ih4?:383>5}#;:91=hk4$265>g1<@;?37)<:9;07b>"5?8084=5f1d:94?"45<#;=<1>4?4;|`1u+32196=g<@;?37)<:9;0:5>"5?8084=5f1d:94?=n9m31<75`29:94?=e;=81<7=50;2x 6212:9;7d?j8;29 6212;>m76g<2g83>!53>3n976a=8983>!53>382=6F<3098yv7b03:1>vP>e99>714=9l20q~?k9;296~X6l016?9<533d8yv4?03:1>vP=899>714=:120qp}=8983>7}Y:1201uQ244894cb28o370<7a;0;<>{t9l21<7{zj8:n6=4;:387!54;38>;6F<3d9K76><,;=:6>6?;h3f5;n0;:7>5;c3fa?6=:3:12;>m7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=53;397~"4;:094l5G24:8 73>2;3:7)<81;1;4>o6m10;66g>d883>>i5010;66l<4383>6<729q/?9853228m4c?290/?98525d8?l55n3:1(>:9:e08?j4?03:1(>:9:3;2?M54921ve99~w4b>2909wS?k9:?007<4:o1v?67:181[4?02788?4=899~yv4?03:1>vP=899>5`c=:120q~<:6;297~X5=?16=hk51d:897>f2;237p}>e983>7}Y9l201?6n:0g;?xu6l00;6?uQ1e;897>f28n27psm30`94?4=83:p(>=<:3::?M54m2B8?55+3549f2=O:<20(?;6:3;2?!409393<6g>e983>!53>38?j65`29:94?"4=7;I06<>"5=0095<5+26397=65<5<4290;w)=;6;104>o6m10;6)=;6;07b>=n;;l1<7*<478g6>=h:121<7*<4781=4=O;:;07p}>e983>7}Y9l201>:=:0g;?xu6l00;6?uQ1e;896252:8m7p}=8983>7}Y:1201>:=:3:;?x{e::o1<7<50;2x 6542;227E=2;3:7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=52;294~"4;:09445G32g8L65?3-9?:7l8;I06<>"5=0095<5+26397=65$265>7?632wi=k;50;094?6|,:986?66;I10a>N4;11/?985b69K60><,;?26?7>;%045?5?82c:i54?:%172?43n21d>5650;&003<51810qo?i4;296?6=8r.8?>4=889K76c<@:937)=;6;`4?M4202.9944=909'627=;1:0e=<:3::?M54m2B8?55+3549f2=O:<20(?;6:3;2?!409393<6g>e983>!53>38?j65`29:94?"4=7;%172?d03A8>46*=5881=4=#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;:a666=8381<7>t$210>7>>3A98i6F<399'710=j>1C>864$37:>7?63-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=9098yg5613:1>7>50z&076<5001C?>k4H21;?!53>3h<7E<:8:&11<<5181/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?>{e;821<7<50;2x 6542;227E=2;3:7)<81;1;4>o6m10;6)=;6;07b>=h:121<7*<4781=4=:183!53>39;o6F<399K606<,;?26?:i;%047?4bi2c8=6>>l;I10<>N5=91/>87525d8 7142;oh7d=?c;29 6212::h76sm1783>4<729q/?98531a8L65?3A8><6*=58810c=#:>91>hj4i22`>5<#;=<1?=m4;|`23?6=93:14=ed9j75e=83.88;4<0b98yg7d290:6=4?{%172?57k2B8?55G2428 73>2;>m7)<83;13e>o48j0;6)=;6;13g>=zj8n1<7?50;2x 6212::h7E=<8:J115=#:<31>9h4$350>66?3`9;o7>5$265>66d32wi=h4?:083>5}#;=<1?=m4H21;?M4282.9944=4g9'625=;9=0e>>l:18'710=;9i07pl>f;295?6=8r.88;4<0b9K76><@;?;7)<:9;07b>"5?:08<85f31a94?"45<6290;w)=;6;13g>N4;11C>8>4$37:>72a3-8t$265>66d3A9846F=519'60?=:=l0(?9<:227?l57k3:1(>:9:22`?>{e:;0;6<4?:1y'710=;9i0D>=7;I064>"5=0098k5+261975451;294~"457<;f:&136<4881b?=m50;&003<48j10qo<::182>5<7s-9?:7=?c:J07==O:<:0(?;6:36e?!40;39;<6g<0b83>!53>39;o65rb3494?7=83:p(>:9:22`?M5402B99=5+24;961`<,;=86?k9;h13g?6=,:>=6>>l;:a62<7280;6=u+354975e<@:937E<:0:&11<<5:=52d68m66d290/?98531a8?xd503:1=7>50z&003<48j1C?>64H373?!42138?j6*=7281a7=n;9i1<7*<47804f=:183!53>39;o6F<399K606<,;?26?:i;%047?4b82c8=6>>l;I10<>N5=91/>87525d8 7142;o87d=?c;29 6212::h76sm2g83>4<729q/?98531a8L65?3A8><6*=58810c=#:>91>h74i22`>5<#;=<1?=m4;|`04=fc9j75e=83.88;4<0b98yg5f290:6=4?{%172?57k2B8?55G2428 73>2;>m7)<83;0e2>o48j0;6)=;6;13g>=zjk?1<7?50;2x 6212::h7E=<8:J115=#:<31>9h4$350>66e3`9;o7>5$265>66d32wino4?:083>5}#;=<1?=m4H21;?M4282.9944=4g9'625=:0i0e>>l:18'710=;9i07plmd;295?6=8r.88;4<0b9K76><@;?;7)<:9;07b>"5?:095o5f31a94?"45<6290;w)=;6;13g>N4;11C>8>4$37:>7?63-86=4>:183!53>39;o6F<399K606<,;=86?jn;*13g?6=,:>=6>>l;:a`3<7280;6=u+354975e<@:937E<:0:&136<5lk1 ?=m50;&003<48j10qoj8:182>5<7s-9?:7=?c:J07==O:<:0(?9<:3f`?.57k3:1(>:9:22`?>{el10;6<4?:1y'710=;9i0D>=7;I064>"5?:09hi5$31a94?"45<6290;w)=;6;13g>N4;11C>8>4$350>7bb3"9;o7>5$265>66d32wiho4?:083>5}#;=<1?=m4H21;?M4282.9;>4=dg9(75e=83.88;4<0b98ygbd290:6=4?{%172?57k2B8?55G2428 73>2;3:7)<83;0`0>i48j0;6)=;6;13g>N4;810qojk:182>5<7s-9?:7=?c:J07==O:<:0(?;6:3;2?!40;38o;6a<0b83>!53>39;o6F<3098ygbb290:6=4?{%172?57k2B8?55G2428 73>2;3:7)<83;0`6>i48j0;6)=;6;13g>N4;810qoji:182>5<7s-9?:7=?c:J07==O:<:0(?;6:3;2?!40;38h46a<0b83>!53>39;o6F<3098ygc7290:6=4?{%172?57k2B8?55G2428 73>2;3:7)<83;0`3>i48j0;6)=;6;13g>N4;810qok>:182>5<7s-9?:7=?c:J07==O:<:0(?;6:3;2?!40;38ii6a<0b83>!53>39;o6F<3098ygc5290:6=4?{%172?57k2B8?55G2428 73>2;3:7)<83;0`7>i48j0;6)=;6;13g>N4;810qok<:182>5<7s-9?:7=?c:J07==O:<:0(?9<:3a6?.57k3:1(>:9:22`?>{em=0;6<4?:1y'710=;9i0D>=7;I064>"5?:09h45$31a94?"492.9;>4=fg9l75e=83.88;4<0b9K767<3th:ik4?:083>5}#;=<1?=m4H21;?M4282.9944=909'625=:jh0c>>l:18'710=;9i07pl>f183>4<729q/?98531a8L65?3A8><6*=5881=4=#:>91>nj4o22`>5<#;=<1?=m4;|`2b7<7280;6=u+354975e<@:937E<:0:&11<<5181/>:=52ba8k66d290/?98531a8?xd5:m0;6<4?:1y'710=;9i0D>=7;I064>"5=0095<5+26196f?k4?:083>5}#;=<1?=m4H21;?M4282.9944=909'625=:jk0c>>l:18'710=;9i07pl=3e83>4<729q/?98531a8L65?3A8><6*=5881=4=#:>91>nk4o22`>5<#;=<1?=m4;|`106<7280;6=u+354975e<@:937E<:0:&11<<5181/>:=52bd8k66d290/?98531a8?xd49:0;6<4?:1y'710=;9i0D>=7;I064>"5=0098k5+26196f75}#;=<1?=m4H21;?M4282.9944=909'625=:o:0c>>l:18'710=;9i07pl<1683>4<729q/?98531a8L65?3A8><6*=5881=4=#:>91>k?4o22`>5<#;=<1?=m4;|`05d<7280;6=u+354975e<@:937E<:0:&11<<5181/>:=52e48k66d290/?98531a8?xd4:>0;6<4?:1y'710=;9i0D>=7;I064>"5=0098k5+26196cc5}#;=<1?=m4H21;?M4282.9944=4g9'625=:oi0e>>l:18'710=;9i07plj5;295?6=8r.88;4<0b9K76><@;?;7)=<6;106>"5?:09m45$31a94?"45<5290;w)=;6;`4?!54;3;ni6*=58810c=#;:<1?><4$231>6553A9846F=599'627=;1:0e4<729q/?98531a8L65?3A8><6*<378077=#:>91>l64+22`>5<#;=<1?=m4;|`e1?6=:3:1"4;:0:ih5+24;961`<,:9=6>==;%126?54:2B8?55G24:8 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=65rbg494?7=83:p(>:9:22`?M5402B99=5+3249764<,;=86?ol;*13g?6=,:>=6>>l;:ab2<72;0;6=u+3549f2=#;:91=hk4$37:>72a3-98:7=<2:&057<4;;1C?>64H37;?!409393<6g>e983>!53>38?j65`29:94?"45<6290;w)=;6;13g>N4;11C>8>4$215>6553-8t$265>g1<,:986=7;I06<>"5?8084=5f1d:94?"45<#;=<1>4?4;|`ee?6=93:14=ad9(75e=83.88;4<0b98yg`e29096=4?{%172?d03-98?7?je:&11<<5853208 6752:997E=<8:J11==#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;:aa2<7280;6=u+354975e<@:937E<:0:&073<4;;1/>:=52c08/66d290/?98531a8?xdb03:1>7>50z&0034>ed9'60?=:=l0(>=9:211?!56:398>6F<399K60><,;=:6>6?;h3f=6?:i;:m1<=<72-9?:7<61:9~fce=83;1<7>t$265>66d3A9846F=519'760=;:80(?9<:3cg?.57k3:1(>:9:22`?>{enm0;6?4?:1y'710=j>1/?>=51dg8 73>2;>m7)=<6;106>"49;08??5G32:8L73?3-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=9098ygc>290:6=4?{%172?57k2B8?55G2428 6512:997)<83;0b2>-48j0;6)=;6;13g>=zjlk1<7<50;2x 6212k=0(>=<:0gf?!42138?j6*<378077=#;881?><4H21;?M4202.9;<4<819j5`>=83.88;4=4g98k7>?290/?9852838?xdam3:1=7>50z&003<48j1C?>64H373?!54>398>6*=7281f5=,;9i1<7*<47804f=3h<7)=<3;3fa>"5=0098k5+3249764<,:;96>==;I10<>N5=11/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?>{emk0;6<4?:1y'710=;9i0D>=7;I064>"4;?08??5+26196g2<#::h6=4+354975e<3thno7>52;294~"49h4$215>6553-9:>7=<2:J07==O:<20(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>=zj8:;6=4>:183!53>39;o6F<399K606<,:9=6>==;%047?4fn2!8>:181>5<7s-9?:7l8;%107?7bm2.9944=4g9'760=;:80(>?=:211?M5402B9955+26397=65$265>7?632wiii4?:083>5}#;=<1?=m4H21;?M4282.8?;4<339'625=:h?0'>>l:18'710=;9i07plje;296?6=8r.88;4m7:&076<6ml1/>87525d8 6512:997)=>2;106>N4;11C>864$352>6>73`;n47>5$265>72a32e9454?:%172?4>921vn<>=:182>5<7s-9?:7=?c:J07==O:<:0(>=9:211?!40;38i=6%<0b83>!53>39;o65rb020>5<5290;w)=;6;`4?!54;3;ni6*=58810c=#;:<1?><4$231>6553A9846F=599'627=;1:0e4<729q/?98531a8L65?3A8><6*<378077=#:>91>o;4+22`>5<#;=<1?=m4;|`e4?6=:3:1"4;:0:ih5+24;961`<,:9=6>==;%126?54:2B8?55G24:8 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=65rb027>5<6290;w)=;6;13g>N4;11C>8>4$215>6553-8853208 6752:997E=<8:J11==#:>;1?5>4i0g;>5<#;=<1>9h4;n0;=6?7>;:ab7<7280;6=u+354975e<@:937E<:0:&073<4;;1/>:=52`68/66d290/?98531a8?xda;3:1>7>50z&0034>ed9'60?=:=l0(>=9:211?!56:398>6F<399K60><,;=:6>6?;h3f=6?:i;:m1<=<72-9?:7<61:9~f4>=83;1<7>t$265>66d3A9846F=519'760=;:80(?9<:3ge?.57k3:1(>:9:22`?>{e900;6?4?:1y'710=j>1/?>=51dg8 73>2;>m7)=<6;106>"49;08??5G32:8L73?3-8<=7=70:k2a=<72-9?:7<;f:9l6=>=83.88;4=9098yg7f290:6=4?{%172?57k2B8?55G2428 6512:997)<83;0e1>-48j0;6)=;6;13g>=zj8h1<7<50;2x 6212k=0(>=<:0gf?!42138?j6*<378077=#;881?><4H21;?M4202.9;<4<819j5`>=83.88;4=4g98k7>?290/?9852838?xd5j3:1=7>50z&003<48j1C?>64H373?!54>398>6*=7281a0=,;9i1<7*<47804f=3h<7)=<3;3fa>"5=0098k5+3249764<,:;96>==;I10<>N5=11/>:?53928m4c?290/?98525d8?j4?03:1(>:9:3;2?>{e:m0;6<4?:1y'710=;9i0D>=7;I064>"4;?08??5+26196`1<#::h6=4+354975e<3th9i7>52;294~"49h4$215>6553-9:>7=<2:J07==O:<20(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>=zj:8o6=4>:183!53>39;o6F<399K606<,:9=6>==;%06=?4>92.9;>4=9g9l75e=83.88;4<0b98yg55m3:1>7>50z&0034=889'60?=:0;0(>=9:211?!56:398>6F<399K60><,;=:6>6?;h3f=6?:i;:m1<=<72-9?:7<61:9~f723290:6=4?{%172?57k2B8?55G2428 6512:997)<:9;07b>"5?:09h95f31a94?"4"4;:0:ih5+24;961`<,:9=6>==;%126?54:2B8?55G24:8 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=65rb34e>5<6290;w)=;6;13g>N4;11C>8>4$215>6553-8>57<;f:&136<5nm1b?=m50;&003<48j10qo<80;296?6=8r.88;4m7:&076<6ml1/>87525d8 6512:997)=>2;106>N4;11C>864$352>6>73`;n47>5$265>72a32e9454?:%172?4>921vn?8;:182>5<7s-9?:7=?c:J07==O:<:0(>=9:211?!421382=6*=7281f2=h;9i1<7*<47804f=52;294~"44?4$215>6553-9:>7=<2:J07==O:<20(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>=zj;<=6=4>:183!53>39;o6F<399K606<,:9=6>==;%06=?4>92.9;>4=f69l75e=83.88;4<0b98yg41?3:1>7>50z&0034=889'60?=:0;0(>=9:211?!56:398>6F<399K60><,;=:6>6?;h3f=6?:i;:m1<=<72-9?:7<61:9~ff4=83;1<7>t$265>66d3A9846F=519'760=;:80(?;6:3;2?!40;382i6a<0b83>!53>39;o65rbb194?4=83:p(>:9:c58 6542;227)<:9;0:5>"4;?08??5+3009764<@:937E<:8:&134<4091b=h650;&003<54<729q/?98531a8L65?3A8><6*<378077=#:<31>4?4$350>7d13f9;o7>5$265>66d32wi>;k50;094?6|,:>=6o94$210>7>>3-8>57<61:&073<4;;1/?<<53208L65?3A8>46*=7080<5=n9l21<7*<47810c=5}#;=<1?=m4H21;?M4282.8?;4<339'60?=:=l0(?9<:225?l57k3:1(>:9:22`?>{e9921<7<50;2x 6212k=0(>=<:0gf?!42138?j6*<378077=#;881?><4H21;?M4202.9;<4<819j5`>=83.88;4=4g98k7>?290/?9852838?xd6800;6<4?:1y'710=;9i0D>=7;I064>"4;?08??5+24;961`<,;=86?h6;h13g?6=,:>=6>>l;:a55g=8381<7>t$265>g1<,:986=7;I06<>"5?8084=5f1d:94?"45<#;=<1>4?4;|`2``<7280;6=u+354975e<@:937E<:0:&073<4;;1/>87525d8 7142;l37d=?c;29 6212::h76sm1ed94?4=83:p(>:9:c58 65428on7)<:9;07b>"4;?08??5+3009764<@:937E<:8:&134<4091b=h650;&003<5<@;?;7)=<6;106>"5=0095<5+26196a352;294~"44?4$215>6553-9:>7=<2:J07==O:<20(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>=zj;==6=4>:183!53>39;o6F<399K606<,:9=6>==;%06=?4>92.9;>4<089l75e=83.88;4<0b98yg40?3:1>7>50z&0034=889'60?=:0;0(>=9:211?!56:398>6F<399K60><,;=:6>6?;h3f=6?:i;:m1<=<72-9?:7<61:9~f70>290:6=4?{%172?57k2B8?55G2428 6512:997)<:9;07b>"5?:09m>5f31a94?"4"4;:0:ih5+24;961`<,:9=6>==;%126?54:2B8?55G24:8 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=65rb371>5<6290;w)=;6;13g>N4;11C>8>4$215>6553-8>57<61:&136<5l:1d?=m50;&003<48j10qo<:3;296?6=8r.88;4m7:&076<5001/>8752838 6512:997)=>2;106>N4;11C>864$352>6>73`;n47>5$265>72a32e9454?:%172?4>921vn?8m:182>5<7s-9?:7=?c:J07==O:<:0(>=9:211?!421382=6*=7281f==h;9i1<7*<47804f=52;294~"44?4$215>6553-9:>7=<2:J07==O:<20(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>=zjjh1<7?50;2x 6212::h7E=<8:J115=#;:<1?><4$37:>72a3-8t$265>g1<,:986=7;I06<>"5?8084=5f1d:94?"45<#;=<1>4?4;|```?6=93:10c>>l:18'710=;9i07plle;296?6=8r.88;4m7:&076<5001/>8752838 6512:997)=>2;106>N4;11C>864$352>6>73`;n47>5$265>72a32e9454?:%172?4>921vn>:l:182>5<7s-9?:7=?c:J07==O:<:0(>=9:211?!42138?j6*=7281bd=n;9i1<7*<47804f=52;294~"49h4$215>6553-9:>7=<2:J07==O:<20(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>=zjjl1<7?50;2x 6212::h7E=<8:J115=#;:<1?><4$37:>7?63-8t$265>g1<,:986?66;%06=?4>92.8?;4<339'744=;:80D>=7;I06<>"5?8084=5f1d:94?"45<#;=<1>4?4;|``4?6=93:1>l:18'710=;9i07pll1;296?6=8r.88;4m7:&076<6ml1/>87525d8 6512:997)=>2;106>N4;11C>864$352>6>73`;n47>5$265>72a32e9454?:%172?4>921vnn;50;394?6|,:>=6>>l;I10<>N5=91/?>853208 73>2;>m7)<83;0g5>o48j0;6)=;6;13g>=zjj<1<7<50;2x 6212k=0(>=<:0gf?!42138?j6*<378077=#;881?><4H21;?M4202.9;<4<819j5`>=83.88;4=4g98k7>?290/?9852838?xd51;0;6<4?:1y'710=;9i0D>=7;I064>"4;?08??5+24;96<7<,;=86?76;n13g?6=,:>=6>>l;:a6<5=8381<7>t$265>g1<,:986?66;%06=?4>92.8?;4<339'744=;:80D>=7;I06<>"5?8084=5f1d:94?"45<#;=<1>4?4;|`1=1<7280;6=u+354975e<@:937E<:0:&073<4;;1/>8752838 7142;k;7b=?c;29 6212::h76sm28794?4=83:p(>:9:c58 6542;227)<:9;0:5>"4;?08??5+3009764<@:937E<:8:&134<4091b=h650;&003<54<729q/?98531a8L65?3A8><6*<378077=#:<31>9h4$350>7?f3`9;o7>5$265>66d32wi>:750;094?6|,:>=6o94$210>4cb3-8>57<;f:&073<4;;1/?<<53208L65?3A8>46*=7080<5=n9l21<7*<47810c=5}#;=<1?=m4H21;?M4282.8?;4<339'60?=:0;0(?9<:3c1?j57k3:1(>:9:22`?>{e:?91<7<50;2x 6212k=0(>=<:3::?!421382=6*<378077=#;881?><4H21;?M4202.9;<4<819j5`>=83.88;4=4g98k7>?290/?9852838?xd5=o0;6<4?:1y'710=;9i0D>=7;I064>"4;?08??5+24;96<7<,;=86?l<;n13g?6=,:>=6>>l;:a636=8381<7>t$265>g1<,:986?66;%06=?4>92.8?;4<339'744=;:80D>=7;I06<>"5?8084=5f1d:94?"45<#;=<1>4?4;|`11a<7280;6=u+354975e<@:937E<:0:&073<4;;1/>8752838 7142;h27b=?c;29 6212::h76sm24g94?4=83:p(>:9:c58 6542;227)<:9;0:5>"4;?08??5+3009764<@:937E<:8:&134<4091b=h650;&003<54<729q/?98531a8L65?3A8><6*<378077=#:<31>4?4$350>7ge3f9;o7>5$265>66d32wi>8m50;094?6|,:>=6o94$210>7>>3-8>57<61:&073<4;;1/?<<53208L65?3A8>46*=7080<5=n9l21<7*<47810c=51;294~"4:=52cc8k66d290/?98531a8?xdf:3:1>7>50z&0034=889'60?=:0;0(>=9:211?!56:398>6F<399K60><,;=:6>6?;h3f=6?:i;:m1<=<72-9?:7<61:9~ft$265>66d3A9846F=519'760=;:80(?;6:3;2?!40;38in6a<0b83>!53>39;o65rb8d94?4=83:p(>:9:c58 6542;227)<:9;0:5>"4;?08??5+3009764<@:937E<:8:&134<4091b=h650;&003<5<@;?;7)=<6;106>"5=0095<5+26196gb52;294~"44?4$215>6553-9:>7=<2:J07==O:<20(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>=zj0k1<7?50;2x 6212::h7E=<8:J115=#;:<1?><4$37:>7?63-8t$265>g1<,:986?66;%06=?4>92.8?;4<339'744=;:80D>=7;I06<>"5?8084=5f1d:94?"45<#;=<1>4?4;|`a7?6=93:1>l:18'710=;9i07plm4;296?6=8r.88;4m7:&076<5001/>8752838 6512:997)=>2;106>N4;11C>864$352>6>73`;n47>5$265>72a32e9454?:%172?4>921vno?50;394?6|,:>=6>>l;I10<>N5=91/?>853208 73>2;3:7)<83;0ab>i48j0;6)=;6;13g>=zjk81<7<50;2x 6212k=0(>=<:3::?!421382=6*<378077=#;881?><4H21;?M4202.9;<4<819j5`>=83.88;4=4g98k7>?290/?9852838?xdfn3:1=7>50z&003<48j1C?>64H373?!54>398>6*=5881=4=#:>91>464o22`>5<#;=<1?=m4;|`a4?6=:3:1"4;:09445+24;96<7<,:9=6>==;%126?54:2B8?55G24:8 7162:2;7d?j8;29 6212;>m76a=8983>!53>382=65rb`f94?7=83:p(>:9:22`?M5402B99=5+3249764<,;?26?7>;%047?4f92e8=6o94$210>7>>3-8>57<61:&073<4;;1/?<<53208L65?3A8>46*=7080<5=n9l21<7*<47810c=51;294~"4:=52g08k66d290/?98531a8?xdfk3:1>7>50z&0034=889'60?=:0;0(>=9:211?!56:398>6F<399K60><,;=:6>6?;h3f=6?:i;:m1<=<72-9?:7<61:9~fd?=83;1<7>t$265>66d3A9846F=519'760=;:80(?;6:3;2?!40;39;?6a<0b83>!53>39;o65rb`c94?4=83:p(>:9:c58 6542;227)<:9;0:5>"4;?08??5+3009764<@:937E<:8:&134<4091b=h650;&003<5<@;?;7)=<6;106>"5=0095<5+26196`752;294~"44?4$215>6553-9:>7=<2:J07==O:<20(?9>:2:3?l7b03:1(>:9:36e?>i5010;6)=;6;0:5>=zjh?1<7?50;2x 6212::h7E=<8:J115=#;:<1?><4$37:>7?63-8t$265>g1<,:986?66;%06=?4>92.8?;4<339'744=;:80D>=7;I06<>"5?8084=5f1d:94?"45<#;=<1>4?4;|`b7?6=93:1>l:18'710=;9i07pln4;296?6=8r.88;4m7:&076<5001/>8752838 6512:997)=>2;106>N4;11C>864$352>6>73`;n47>5$265>72a32e9454?:%172?4>921vn4650;394?6|,:>=6>>l;I10<>N5=91/?>853208 73>2;3:7)<83;0g<>i48j0;6)=;6;13g>=zj031<7<50;2x 6212k=0(>=<:3::?!421382=6*<378077=#;881?><4H21;?M4202.9;<4<819j5`>=83.88;4=4g98k7>?290/?9852838?xu6<3:1?vP>4:?;1?7b027:87=?c:p50<72:qU=8528782a==:9<0866d3ty:o7>53z\2g>;?13;n463>c;13g>{t9m0;6>uQ1e9><58o1?=m4}r3e>5<4sW;m706l:0g;?87a2::h7p}=0;297~X58273h7?j8:?14?57k2wx><4?:2y]64=:0l0:i55220804f=z{;81<7=t^3089=`=9l201?<531a8yv442908wS<<;<;3>4c?34886>>l;|q11?6=;rT996361;3f<>;5=39;o6s|2783>6}Y:?165?4>e99>63<48j1v?950;1xZ71<5091=h64=35975el529782a==::h08;4;313hj70;m:cc8926=jh16>995b`9>74e=jh16=kk5b`9>647=jh16><;5b`9>64?=jh16>677=jh16>?;5b`9>67?=jh16=?=5b`9>50`=jh16=5m5b`9>5g7=jh16??m5b`9>7f:m533;8967=9l20q~=7:180[5?3492666d3ty857>5dz?71?df34>?6oo4=519fd=:;l0:i55233195`><5;>j6:7?j8:?21d<6m116>=l51d:896?=:120q~=n:180[5f349i666d3ty8n7>52z?26`<6m116?o4=899~w6e=838p1>m53038961d28oj7p}v3;4n3;nm6s|4183>40|5=91?h1=h74=4795`><58?36e99>57?=9l201<:l:0gb?87>13;n463>b182a==:91l1=ho4=0`f>4cf34;o97?j8:?2f1<6m116?8951d:8976428o270?7a;3f<>;6>;0:i55217795`><58<<62b82a==:9:81=h64=01e>4cf34;j87?j9:?2ef<6m016=4?51d:894b428o370?k6;3f=>;6k90:i45234495`><5;:26e99>5=>=9lk01<86:0g;?870>3;nm6s|4383>1}:<<08=<527e82a==:9<31=h64=27;>4c?3ty?:7>53z?7=?56927??7j<;<72>4c>3ty?m7>52z?7=?b434?96?67;|q7f?6=:r7?n7<78:?64?7bi2wx8n4?:3y>0f<501168k4>e89~w1b=838p19j529:891`=9lk0q~:j:18182b2;2370;?:0ga?xu3n3:1>v3;f;0;<>;283;n56s|5183>7}:=90945525082ad=z{<;1<7<5<81=ho4}r70>5<5s4>26oh4=4c96=>7>?34?2697<78:?6=?7bj2wx9;4?:3y>13<50116944>eb9~w01=838p189529:890?=9ln0q~;7:18183?2;2370;n:0gb?xu213:1>v3:9;0;<>;2i3;n56s|4683>6}:=k08=<52458g7>;1;3;n56s|5b83>7}:=k0o?6394;0;<>{t=m0;6?u25e81<==:>;0:il5rs4g94?4|5564=7395`?7>?34<:624<50116:?4>e89~w34=838p1;<529:8935=9lk0q~8<:1818042;23708;:0gb?xu1=3:1>v3:b;`e?8002;237p}96;296~;1>3834639f;3fe>{t>10;6?u26981<==:>m0:i45rs7;94?4|5?31>564=7f95`g7>?342f<50116::4>e`9~w3b=838p1;j529:893`=9l30q~8j:18180b2;23708i:0ga?xu1n3:1>v39f;0;<>;1?3;n56s|4983>6}:?908=<52448g7>;003;n56s|7083>7}:?90o?6389;0;<>{t?;0;6?u27381<==:?>0:il5rs6194?4|5>91>564=6495`?7>?34==633<50116;:4>e89~w21=838p1:9529:892>=9lk0q~97:18181?2;237096:0gb?xu0i3:1>v380;`e?81d2;237p}8b;296~;0j38346374;3fe>{t?m0;6?u27e81<==:0;0:il5rs6g94?4|5>o1>564=9195`g7>?34286<4<50116;n4>e`9~w=4=838p15<529:89=2=9l30q~6<:1818>42;23706;:0ga?xu?<3:1>v374;0;<>;0k3;n56s|8683>7}:::;1=h64=9596=>;?138346s|8`83>6}:;?n1=h74=27:>4c?342j6?67;|q;f?6=;r78;94>e89>70d=9l2015l529:8yv>d2908w0=85;3f=>;4=80:i4528b81<==z{1n1<7?8{<6`>4c?34=864c?34;9m7?j8:?274<6m116=>;51d;8945?28oj70?;6i=0:il5218695`><583=6e99>5gb=9lk016082a<=:9?i1=h64=0:;>4c>34;=:7?j8:?222<6m016=:=51d;89=b=:120q~6j:187850>3;n463<6`82a<=:;e89>707=9lh015h529:8yv?72908w0=8a;3f=>;4=80:il529181<==z{0;1<7=t=240>4c>349>=7?jc:?:5?4?02wx5?4?:07x944228o270?;6;3f<>;6:>0:i55212f95`g<58ko6e89>5<4=9l201d682a==:9k=1=h64=0a2>4c>34;ho7?j9:?14a<6m116=5751d:8940428o370?9a;3f<>;6?90:i45219295`?<5081>564}r;0>5<68r7?n7?j9:?46?7b127>h7?j9:?20c<6m116=?651dc8944e28o370?;4;3f=>;6io0:i55218d95`?<58h264>ec9>532=9l201<87:0g;?870l3;n56363;0;<>{t1=0;6<8t=5f95`><5>>1=h64=4d95`><58?;6i4>e99>51>=9l301<6j:0g;?87fj3;n463>ab82ad=:90:1=h64=0;b>4c>34;j=7?j9:?2f6<6m016=n751d:894b?28o370?l7;3f=>;5990:i55216595`><5851d:8945728o270?:1;3f<>;6;:0:i55215295`?<58>:6e89>5a0=9lk014cf34;2782a==:9;l1=h64=0;0>4c?34;2i7?j9:?2f6<6mh16=o;51d:894d?28o370?l8;3f=>;58:0:in5219`95`?<58=n67>?3tyi97>53z\a1>;e>3;n463m5;13g>{tj?0;6>u237795`><5:??67>?3tyin7>53z\af>;ek3;n463mb;13g>{tjj0;6?u226a954c<5ki1>564}r`g>5<4sWho70lj:0g;?8dc2::h7p}me;296~;5?j0:=i52bd81<==z{m>1<7=t^e68946c2;2370j;:22`?xuc=3:1?vPk5:?24`<5=?16h84<0b9~wa0=839pRi84=02e>73134n=6>>l;|qg3?6=;rTo;63>118113=:l>08:375?8b?2::h7p}k9;297~Xc127:=?4=579>`<<48j1vil50;1xZad<58;86?;9;66d3tyoo7>53z\gg>;69=094552db804f=z{mn1<7=t^ef894722;2370jk:22`?xucm3:1?vPke:?253<50116hh4<0b9~wa`=839pRih4=034>7>?34nm6>>l;|qf4?6=;rTn<63>1981<==:m908a7<48j1vh=50;1xZ`5<58;i6?;9;66d3tyn87>53z\f0>;69j099;52e5804f=z{8:i6=4<{_33f>;68j09455211`975e52z?266<49816=<>51d:8yv75<3:1>v3>228g7>;65<5s4;997<78:?20g<6mh1v<<9:181875>383463>3982ag=z{88<6=4={<313?4?027:884>e`9~w44?2909w0?=8;0;<>;6;00:i45rs00:>5<5s4;957<78:?27<<6mh1v<4082ag=z{88i6=4={<31f?4?027:?l4>e`9~w44d2909w0?=c;0;<>;6;j0:il5rs00g>5<5s4;9h7<78:?27f<6m01v<3b82ag=z{88m6=4={<31b?4?027:8:4>e`9~w4572909w0?<0;0;<>;6<:0:i45rs012>5<5s4;8=7<78:?27a<6m01v<==:181874:383463>3e82ag=z{8986=4={<307?4?027:8n4>ec9~w4532909w0?<4;0;<>;65<5s4;897<78:?27`<6m01v<=9:181874>383463>3d82ad=z{89<6=4={<303?4?027:?k4>e89~w45?2909w0?<8;0;<>;6<90:il5rs01:>5<5s4;857<78:?204<6m01v<=n:181874i383463>4382a<=z{89i6=4={<30f?4?027:?84>e`9~w45d2909w0?;6<;0:il5rs01g>5<5s4;8h7<78:?20d<6mh1v<=j:181874m383463>4282ad=z{89m6=4={<30b?4?027:894>e`9~w4272909w0?;0;0;<>;6<<0:i45rs062>5<5s4;?=7<78:?20a<6mh1v<:=:181873:383463>4682a<=z{8>86=4={<377?4?027:854>e`9~w4232909w0?;4;0;<>;6<00:i45rs066>5<5s4;?97<78:?20<<6mh1v<:9:181873>383463>3782a<=z{8><6=4={<373?4?027:8l4>e89~w42?2909w0?;8;0;<>;65<5s4;?57<78:?20g<6mk1v<:n:181873i383463>4b82a<=z{8>i6=4={<37f?4?027:8h4>e89~w42d2909w0?;c;0;<>;65<5s4;?h7<78:?20`<6mh1v<:i:181873n383463>3782ad=z{8?;6=4={<364?4?027:?:4>e89~w4362909w0?:1;0;<>;6;>0:il5rs071>5<5s4;>>7<78:?27c<6mk1v<;<:181872;383463>3982a<=z{8??6=4:{<317?da34;i=7li;<3;g?da34;>j7li;<362?4?02wx=8;50;0x94322;2370?:e;3f=>{t9<=1<77>?34;>o7?ja:p50>=838p1<;7:3:;?872k3;n56s|14;94?4|58?26?67;<36g?7bj2wx=8o50;0x943f2;2370?:d;3fe>{t97>?34;>:7?ja:p50e=838p1<;l:3:;?872l3;n56s|14f94?4|58?o6?67;<36a?7bi2wx=8k50;0x943b2;2370?:6;3f=>{t9;:1<767634;:=7?j8:p536=838p1<;i:e1894>12;237p}>6083>7}:9?;1>564=057>4c>3ty::?4?:3y>534=:1201<9?:0gb?xu6>:0;6?u217196=><58=:66483>7}:9??1>564=055>4ce3ty::;4?:3y>530=:1201<9l:0gb?xu6>>0;6?u217596=><58=366883>7}:9?31>564=051>4cf3ty::l4?:3y>53g=:1201<9<:0gb?xu6>k0;6?u217`96=><58=266e83>7}:9?n1>564=0:5>4ce3ty::h4?:3y>53c=:1201<9;:0gb?xu6>o0;6?u217d96=><58=>6529:8941a28o27p}>7083>7}:9>;1>564=055>4c>3ty:;?4?:3y>524=:1201<97:0gb?xu6?:0;6?u216196=><58=267483>7}:9>?1>564=05a>4cf3ty:;;4?:3y>520=:1201<9l:0g:?xu6?>0;6?u216596=><58628oi7p}>7883>7}:9>31>564=05g>4cf3ty:;l4?:3y>52g=:1201<9j:0gb?xu6?k0;6?u216`96=><582867e83>7}:9>n1>564=0:6>4cf3ty:;h4?:3y>52c=:1201<6?:0gb?xu6?o0;6?u216d96=><582:6529:894>428o27p}>8083>7}:91;1>564=0:7>4cf3ty:4?4?:3y>5=4=:1201<8j:0ga?xu60:0;6?u219196=><582=6228o27p}>8483>7}:91?1>564=0:5>4c>3ty:4:4?:3y>5=1=:1201<8j:0g`?xu6010;6?u219:96=><58=>68`83>7}:91k1>564=04e>4cf3ty:4o4?:3y>5=d=:1201<6>:0gb?xu6:80;6?u219a9747<58;965dg=:120q~?7e;296~;60l09455218495`?52z?283:1>v3>9181<==:90i1=h74}r3:5?6=:r7:5<4=899>552z?2=6<50116=4j51dc8yv7><3:1>v3>9581<==:9h21=ho4}r3:1?6=:r7:584=899>5d?=9lk0q~?66;296~;61?09455218g95`g52z?2=2<50116=4h51dc8yv7>03:1>v3>9981<==:9h:1=ho4}r3:=?6=:r7:544=899>5<0=9lh0q~?6a;296~;61h0945521`795`g52z?2=g<50116=l?51dc8yv7>k3:1>v3>9b81<==:9h81=ho4}r3:`?6=:r7:5i4=899>5d0=9li0q~?6e;296~;61l0945521`195`g52z?2=c<50116=l951d;8yv7f83:1>v3>a181<==:9h?1=h74}r3b5?6=:r7:m<4=899>5d0=9lk0q~?n2;296~;6i;0945521`495`d52z?2e6<50116=l951dc8yv7f<3:1>v3>a581<==:90=1=h74}r3b1?6=:r7:m84=899>5d1=9lh0q~?n6;296~;6i?0945521`:95`?52z?2e2<50116=lo51d;8yv7f03:1>v3>a981<==:9h31=h74}r3b=?6=:r7:m44=899>5dg=9lk0q~?nb;296~;6ik09455218595`g52z?2ef<50116=4651d;8yv7fl3:1>v3>ae81<==:9021=ho4}r3ba?6=:r7:mh4=899>552z?2f5<50116=4l51dc8yv75:3:1>v3>b08054=:9891=h64}r3a6?6=:r7:n<4k3:?2`7<5011vcg82a<=z{8h?6=4={<3a0?4?027:ol4>ec9~w4d22909w0?m5;0;<>;6k90:il5rs0`5>5<5s4;i:7<78:?2g4<6mh1vc382a<=z{8h36=4={<3ae`9~w4d>2909w0?m9;0;<>;6kk0:il5rs0`b>5<5s4;im7<78:?2`5<6mh1vd082ad=z{8hh6=4={<3ag?4?027:o>4>e`9~w4dc2909w0?md;0;<>;6k=0:il5rs0`f>5<5s4;ii7<78:?2g6<6m01vc482a<=z{8i;6=4={<3`4?4?027:o;4>e89~w4e62909w0?l1;0;<>;6k?0:il5rs0a1>5<5s4;h>7<78:?2g2<6mh1vc982ad=z{8i?6=4={<3`0?4?027:ok4>ec9~w4e22909w0?l5;0;<>;6kh0:i45rs0a5>5<5s4;h:7<78:?2g`<6m01vcc82a<=z{8i36=4={<3`e`9~w4e>2909w0?l9;0;<>;6jj0:i45rs0ab>5<5s4;hm7<78:?2ga<6mh1vcd82ad=z{8ih6=4={<3`g?4?027:ok4>e`9~w4ec2909w0?ld;0;<>;6ko0:in5rs0af>5<5s4;hi7<78:?2`5<6m01vd382a<=z{8n;6=4={<3g4?4?027:h<4>e89~w4b62909w0?k1;0;<>;6l;0:il5rs0f0>5<5s4;o?7<78:?2ff<6mh1vbe82a<=z{8n>6=4={<3g1?4?027:ni4>ec9~w4b12909w0?k6;0;<>;6kh0:il5rs0f4>5<5s4;o;7<78:?2fc<6mh1vc482ad=z{8om6=4<{_3fb>;6n:0945521dd975e53z\2b5=:9o>1>564=0d3>66d3ty:j?4?:2y]5c4<58l>6?67;<3e6?57k2wx=k=50;0x9<1=:12011=h64}r3e1?6=:r73:7<78:?2b0<6m11v?:1818478383463=0082ad=z{;:96=4n{<3ea?da3499o7li;<01=?da348997li;<015?da348:h7li;<02=?da348:97li;<025?da348;47<78:p655=838p1?><:3:;?847?3;nm6s|21694?4|5;:?6?67;<03=;50;0x97622;2370{t:9<1<77>?348;;7?jb:p651=838p1?>8:3:;?84703;n56s|21;94?4|5;:26?67;<031?7b12wx>=o50;0x976f2;2370{t:9h1<77>?348;97?jb:p65e=838p1?>l:3:;?847=3;no6s|21f94?4|5;:o6?67;<032?7b12wx>=k50;0x976b2;2370{t:9l1<77>?348;:7?jb:p646=838p1???:3:;?847>3;no6s|1g594?4|5;;:6>?>;<15`?7bi2wx><<50;0x97762m901??;:3:;?xu59:0;6?u220196=><5;;?6<;53038961328oj7p}=1783>7}::8?1h>5220:96=>52z?152<50116><651dc8yv7a13:1>v3=188054=:;>?1=ho4}r02e?6=:r79=44k3:?15f<5011v??m:181846j383463=1b82ad=z{8lj6=4<{<02`?569278;54>e99>73>=9l30q~<>e;296~;59m0o?63=2181<==z{;;m6=4={<02b?4?0279>=4>e`9~w4`e2908w0<=1;125>;4?00:i55237;95`?7>52z?16494=899~w7442909w0<=3;0;<>;5:=0:il5rs0d`>5<5s48997=>1:?03d<6mh1v?<9:181845=3n870<=8;0;<>{t:;=1<77>?348947?ja:p5cb=838p1?<6:232?851;3;nm6s|23c94?4|5;826i=4=30`>7>?3ty9>o4?:3y>67d=:1201?uQ23f897572;2370<=d;13g>{t:;l1<7=t^30e?844:383463=2g804f=z{;9;6=4={<005?4?0279?=4>e99~w7552909w0<<3;0;<>;5;;0:i55rs317>5<4s48887=>1:?107<6m016?;4:j0o?63;3;a4?8222j=019:5c69>660=:120q~<<7;296~;5;=0ij63=3b81<==z{;936=4={<00e89~w75>2909w0<<9;0;<>;5;k0:io5rs31b>5<5s488m7<78:?17f<6mh1v?=m:181844j383463=3b82a<=z{;9o6=4<{_00`>;5;l09455222f975e52z?17c<49816>>k51d:8yv4383:1>v3=3g8g7>;5<;09455rs362>5<5s48?=7<78:?107<6mh1v?:<:180[43;2798;4=899>615=;9i0q~<;7;296~;5<>08=<5225495`>52z?1022909w0<;a;0;<>;55<5s48?n7<78:?10a<6m01v?:m:181843k383463=4e82ad=z{;>h6=4={<07`?4?02798h4>e`9~w71c2909w0??f;0;<>;59j0:i45rs35f>55;3f<>;69?0:i55210595`><58;36e99>54d=9l2015>50;0x94762;2370<=4;3f=>{t:1;1<77>?348947?j9:p6=4=838p15:50;0x947d2;2370<>4;3f=>{t:1?1<77>?348:47?j9:p745=839pR>?<;<120?7b0278=>4<0b9~w673290:5v3=0182a==::891=h64=334>4c?348:n7?j8:?15c<6m116>?=51d:8974028o370<=b;3f<>;5;?0:i55233695`?<5;>h647?j8:?66?7b127<57?j9:?50?7b127:9o4>e99>562=9l201<7::0g;?87ej3;n463=0582a==:9?n1=h64=237>7>?3ty8=84?:2y]743<5:;36?67;<121?57k2wx?<950;1xZ670349:57<78:?052<48j1v>?7:1822~;4;o0:i;522269g2=:<00h;63:b;a4?8172j=012j=01??k:b5897462j=01?<::b58974>2j=01<<<:b58943a2j=01<6l:b5894d62j=01>;4900:i55230:95`>53z\05d=:;8h1>564=23b>66d3ty8=n4?:3y>74e=;8;01>?m:0g;?xu49m0;6?u230a9`6=:;;:1>564}r12a?6=:r78=h4=899>776=9l30q~=>f;296~;49o09455233295`g53z?104<6m116?7}:;;81>564=206>4c>3ty8>>4?:3y>775=:1201><;:0gb?xu4:=0;6?u233696=><5:8>64c?3499;7=?c:p77>=83kp1>9l:0g:?855:3;nm63=4`82ad=:::31=h64=7`95`><51:1=h64=4595`><58?>654=899~w64e2909w0==c;125>;4>o0:il5rs217>5<4sW98863<3482a==:;:>1?=m4}r101?6==r7=57?j8:?4a?7b027>87?j8:?14d<6m116?>;529:8yv53n3:1;v3<4g8054=:;o0:i4526782ad=:0;0:i4525882ad=:94cf3ty89=4?:3y>71`=l:16?8;529:8yv5293:1>v3<5081<==:;702=9lh0q~=:3;296~;4=:09455234795`d87>52z?011<50116?8;51d;8yv52>3:1>v3<5781<==:;70b=9l30q~=:8;296~;4=109455234f95`d57>52z?01<<50116?8<51d;8yv52i3:1>v3<5`81<==:;<81=ho4}r16f?6=:r789o4=899>705=9l30q~=:c;296~;4=j09455234195`gh7>52z?01a<50116?8:51d;8yv52m3:18v3<5d8054=:;;81=h74=36a>4c?3488n7?ja:p70`=838p1>;j:e1896072;237p}<6083>7}:;?:1=h64=250>7>?3ty8:?4?:3y>734=:1201>89:0gb?xu4>:0;6?u237196=><5:7}:;??1>564=252>4cf3ty8:;4?:3y>730=:1201>8i:0g:?xu4>>0;6?u237596=><5:=967}:;?31>564=253>4c>3ty8:l4?:3y>73g=:1201>9?:0ga?xu4>k0;6?u237`96=><5:=;67}:;?n1>564=24e>4ce3ty8:h4?:3y>73c=:1201>9>:0g:?xu4>o0;6?u237d96=><5:=96529:8961528oi7p}<7083>7}:;>;1>564=250>4cf3ty8;?4?:3y>724=:1201>9<:0g:?xu4?=0;6?u236696=><5:<<67}:;><1>564=24;>4cf3ty8;:4?:3y>721=:1201>86:0gb?xu4?10;6?u236:96=><5:7}:;>k1>564=24`>4c>3ty8;o4?:03x961d2;2370??f;3g=>;6990:h45210395a?<58;96d89>542=9m3013;o563>1682`<=:9821=i74=03:>4b>34;:m7?k9:?25g<6l016=66d34l26;aj3;n46s|e683>6}Ym>16i:4<0b9>a=<6m11vkm50;1xZce<5oi1?=m4=gf95`>2::h70kn:0g;?xuam3:1?vPie:?ea?57k27mj7?j8:pag<72:qUio52ec804f=:mj0:i55rs023>5<4sW;;<63>01804f=:99;1=h64}rgg>5<4sWoo70kk:22`?8cb28o37p}>0383>6}Y99801<>=:22`?877;3;n46s|eg83>6}Ymo16ik4<0b9>b5<6m11v<>;:180[77<27:<94<0b9>553=9l20q~h=:180[`534l96>>l;4c?3ty:47>53z\2<>;6039;o63>9;3f<>{t9h0;6>uQ1`9>5d<48j16=o4>e99~w7d=839pR?l4=3`975e<5;i1=h64}r0g>5<4sW8o706}Y;;n01>?70<;4;13g>;5<<0:i55rs34e>5<4sW8=j63=6g804f=::>:1=h64}r050?6=;rT9:952276975e<5;<>6?67;|q123<72:qU>;84=345>66d348=;7<78:pg7<72:qUo?52c3804f=:k:09455rs34g>5<4sW8=h63=6e804f=::?o1>564}r333?6=;rT:<:52115975e<58:3666d34;;m7?j8:p5ac=839pRe99~wf?=839pRn74=b;975e<5jk1>564}r042?6=;rT9;;52264975e<5;=<6?67;|q12<<72:qU>;74=34:>66d348=m7?j8:p604=839pR?;=;<066?57k2799>4=899~w70e2908wS<9b:?12g<48j16>;m529:8yvee2908wSmm;66d34ih6;dm38346s|35a94?5|V:>h70=;c;13g>;4>l;4c?3tyh97>53z\`1>;d=39;o63l6;3f<>{t:081<7=t^3;1?84>:39;o63=9281<==z{;3?6=4<{_0:0>;51=0853z\13==::>21?=m4=35:>4c?3ty9:?4?:2y]634<5;<96>>l;<057?4?02wx>8h50;1xZ73a348>j7=?c:?125<5011v?;k:180[42l2799i4<0b9>60c=:120q~<:b;297~X5=k16>8l531a8973d2;237p}n1;297~Xf927j=7=?c:?b6?4?02wx5h4?:2y]=`=:1l0866d343i6?67;|qa7?6=;rTi?63m3;13g>;e<38346s|b083>6}Yj816n<4<0b9>f7<5011vlh50;1xZd`<5hl1?=m4=c296=>=:120q~o::180[g234k>6>>l;7>?3tyj?7>53z\b7>;f;39;o63n4;0;<>{t110;6>uQ999>==<48j16544=899~w`0=83;p1h8529:8yv`2290:w0h::3:;?xua?3:1=v3i7;0;<>{tn00;6{7>?3tymh7>51z?e`?4?02wxil4?:0y>ad<5011vkh50;3x9c`=:120q~kl:1828cd2;237p}>0083>4}:99;1>564}rgf>5<6s4on6?67;|q246<728q6===529:8yv`7290:w0h?:3:;?xu68<0;6{7>?3ty:57>51z?2=?4?02wx=o4?:0y>5g<5011v?m50;3x97e=:120q~4}:;;o1=h64}r071?6=9r79884=899~w717290:w0<80;0;<>{t:??1<7?t=346>4c?3ty9::4?:0y>631=9l20q~m<:1828e428o37p}=6d83>4}::?o1=h64}r33{t9ml1<7?t=0fe>7>?3tyhm7>51z?`e?7b02wx>:950;3x971028o37p}=6`83>4}::?k1>564}r067?6=9r799>4>e99~w70d290:w0<9c;3f<>{tkj0;651z?00a<5011vi>50;3x9a6=9l20q~m>:1828e62;237p}l6;295~;d>38346s|28194?7|5;3864;51d:8yv4013:1=v3=7881<==z{;<86=4>{<057?7b02wx>;>50;3x970728o37p}=5d83>4}::e99~wd4=83;p1l<51d:8yv?a290:w07i:0g;?xu>l3:1=v36d;3f<>{t1k0;61<7?t=c695`>{<`1>4c?3tyi<7>51z?a4?7b02wxmh4?:0y>e`<6m11vlm50;3x9de=9l20q~on:1828gf28o37p}n8;295~;f03;n46s|a783>4}:i?0:i55rs`694?7|5h>1=h64}r;:>5<6s4326=7;H13g?7|93wQ=h;51z047?{zfho;6=4>{I10<>O48j0:w<4rZ0g6>4}5?:0vqcoj1;295~N4;11B?=m51z39y_7b=3;p>:=5}|lba7<728qC?>64I22`>4}62tP:i84>{350>x{iil91<7?tH21;?L57k3;p=7sU1d795~40;3wvblk;:182M5402C8{08~^4c228q9;>4r}ocf1?6=9rB8?55F31a95~7=uS;n97?t2619yxhfm?0;6e4827142twemh950;3xL65?3@9;o7?t1;Y5`3=9r85<6sA9846G<0b8246:|X2a0<6s;=86psaad`94?7|@:937D=?c;3x5?{]9l?1=v<83;~jdcd290:wE=<8:K04f<6s80vV51zJ07==N;9i1=v?5}[3f1?7|:>91qp`ned83>4}O;:20E>>l:0y2>x\6m<0:w?9<:|me``=83;pD>=7;H13g?7|93wQ=h;51z047?{zfhl;6=4>{I10<>O48j0:w<4rZ0g6>4}5?:0vqcoi1;295~N4;11B?=m51z39y_7b=3;p>:=5}|lbb7<728opD>=7;|lbb6<72;qC?>64}oce0?6=9rB8?55F31a95~7=uS;n97?t2619yxhfn<0;6:uG32:8ykga>3:1=vF<399J75e=9r;1qW?j5;3x625=utdjj:4?:0yK76>53zJ07==zfhl26=4<{I10<>{iiok1<7?tH21;?xhfnk0;6>uG32:8ykgak3:1?vF<399~jd`c2908wE=<8:mecc=83>pD>=7;|lbbc<72;qC?>64}o`34?6=9rB8?55rnc22>5<6sA9846sab1094?7|@:937p`m0283>4}O;:20qcl?4;295~N4;11vbo>::182M5402wen=850;3xL65?3tdi<:4?:3yK76>51zJ07==zfk:26=4>{I10<>{ij9k1<7?tH21;?xhe8k0;6pD>=7;|la4c<72;qC?>64}o`24?6=9rB8?55rnc32>5<6sA9846sab0094?7|@:937p`m1283>4}O;:20qcl>4;295~N4;11vbo?::182M5402wen<850;3xL65?3tdi=:4?:3yK76>51zJ07==zfk;26=4>{I10<>{ij8k1<7?tH21;?xhe9k0;6=7;|la5c<728qC?>64}o`14?6=9rB8?55rnc02>5<3sA9846sab3094?4|@:937p`m2283>4}O;:20qcl=4;295~N4;11vbo<::182M5402wen?850;3xL65?3tdi>:4?:0yK76>51zJ07==zfk826=4>{I10<>{ij;k1<7=7;|la6c<728qC?>64}o`04?6=9rB8?55rnc12>5<6sA9846sab2094?7|@:937p`m3283>4}O;:20qcl<4;295~N4;11vbo=::182M5402wen>850;3xL65?3tdi?:4?:0yK76>51zJ07==zfk926=4>{I10<>{ij:k1<7?tH21;?xhe;k0;6=7;|la7c<728qC?>64}o`74?6=9rB8?55rnc62>5<6sA9846sab5094?7|@:937p`m4283>4}O;:20qcl;4;295~N4;11B?=m51z39y_7b=3;p>:=5}|la00<728qC?>64}o`72?6=9rB8?55F31a95~7=uS;n97?t2619yxhe<>0;6?uG32:8ykd303:1=vF<399J75e=9r;1qW?j5;3x625=utdi844?:3yK76>52zJ07==N;9i1=v=5}[3f1?7|:>91qp`m4c83>6}O;:20E>>l:2y0>4<42tP:i84>{350>x{ij=i1<7=tH21;?L57k39p?7?53;Y5`3=9r85<4sA9846G<0b806<62:0vV53zJ07==N;9i1?v=51;19y_7b=3;p>:=5}|la0c<72:qC?>64I22`>6}428086pT>e4827142twen8>50;1xL65?3@9;o7=t3;397?{]9l?1=v<83;~jg362909wE=<8:K04f<6s:0vV>7>52zJ07==N;9i1=v=5}[3f1?7|:>91qp`m5283>7}O;:20E>>l:0y0>x\6m<0:w?9<:|mf02=838pD>=7;H13g?7|;3wQ=h;51z047?{zfk?>6=4={I10<>O48j0:w>4rZ0g6>4}5?:0vqcl:6;296~N4;11B?=m51z19y_7b=3;p>:=5}|la12<72;qC?>64I22`>4}42tP:i84>{350>x{ij<21<7=tH21;?L57k39p?7?53;Y5`3=9r85<4sA9846G<0b806<62:0vVm7>52zJ07==N;9i1=v=5}[3f1?7|:>91qp`m5c83>1}O;:20qcl:c;296~N4;11vbo;k:182M5402wen8k50;3xL65?3tdi9k4?:0yK76>51zJ07==zfk<:6=4>{I10<>{ij?81<7?tH21;?xhe>:0;6=7;|la22<728qC?>64}o`55<6sA9846sab7c94?7|@:937p`m6c83>4}O;:20qcl9c;295~N4;11vbo8k:182M5402wen;k50;3xL65?3tdi:k4?:0yK76>51zJ07==zfk=:6=4>{I10<>{ij>81<7?tH21;?xhe?:0;6=7;|la32<728qC?>64}o`45<6sA9846sab6c94?7|@:937p`m7c83>4}O;:20qcl8c;295~N4;11vbo9k:182M5402wen:k50;3xL65?3tdi;k4?:0yK76>51zJ07==zfk2:6=4>{I10<>{ij181<7?tH21;?xhe0:0;62290:wE=<8:mf=0=83;pD>=7;|la<2<728qC?>64}o`;5<6sA9846sab9c94?7|@:937p`m8c83>0}O;:20qcl7c;295~N4;11vbo6k:182M5402wen5k50;3xL65?3tdi4k4?:0yK76>51zJ07==zfk3:6=4>{I10<>{ij081<7?tH21;?xhe1:0;6<3:1=vF<399~jg?2290?wE=<8:mf<0=838pD>=7;|la=2<728qC?>64}o`:5<6sA9846sab8c94?7|@:937p`m9c83>4}O;:20qcl6c;295~N4;11vbo7k:182M5402wen4k50;3xL65?3tdi5k4?:0yK76>51zJ07==zfkk:6=4>{I10<>{ijh81<7?tH21;?xhei:0;6=7;|lae2<728qC?>64}o`b5<6sA9846sab`c94?7|@:937p`mac83>4}O;:20qclnc;295~N4;11vbook:182M5402wenlk50;3xL65?3tdimk4?:0yK76>51zJ07==zfkh:6=4>{I10<>{ijk81<7?tH21;?xhej:0;6=7;|laf2<728qC?>64}o`a5<6sA9846sabcc94?7|@:937p`mbc83>4}O;:20qclmc;295~N4;11vbolk:182M5402wenok50;3xL65?3tdink4?:0yK76>51zJ07==zfki:6=4;{I10<>{ijj81<7=7;|lag2<728qC?>64}o``5<6sA9846sabbc94?7|@:937p`mcc83>4}O;:20qcllc;295~N4;11vbomk:182M5402wennk50;3xL65?3tdiok4?:0yK76>51zJ07==zfkn:6=4>{I10<>{ijm81<7?tH21;?xhel:0;6=7;|la`2<728qC?>64}o`g5<6sA9846sabec94?7|@:937p`mdc83>4}O;:20qclkc;295~N4;11vbojk:182M5402wenik50;3xL65?3tdihk4?:0yK76>51zJ07==zfko:6=4>{I10<>{ijl81<7?tH21;?xhem:0;6=7;|laa2<728qC?>64}o`f5<6sA9846sabdc94?7|@:937p`mec83>4}O;:20qcljc;295~N4;11vbokk:182M5402wenhk50;3xL65?3tdiik4?:0yK76>51zJ07==zfkl:6=4>{I10<>{ijo81<7?tH21;?xhen:0;6=7;|lab2<728qC?>64}o`e5<6sA9846sabgc94?7|@:937p`mfc83>4}O;:20qclic;295~N4;11vbohk:182M5402wenkk50;3xL65?3tdijk4?:0yK76>51zJ07==zfj::6=4>{I10<>{ik981<7?tH21;?xhd8:0;6=7;|l`42<728qC?>64}oa35<6sA9846sac1c94?7|@:937p`l0c83>4}O;:20qcm?c;295~N4;11B?=m51z09y_7b=3;p>:=5}|l`4a<728qC?>64I22`>4}52tP:i84>{350>x{ik9o1<7?tH21;?L57k3;p>7sU1d795~40;3wvbn>i:182M5402weo<>50;3xL65?3tdh=<4?:0yK76>7>52zJ07==zfj;86=4={I10<>{ik8>1<7?tH21;?xhd9<0;6luG32:8yke6>3:1=vF<399~jf70290:wE=<8:mg4>=83;pD>=7;|l`5<<728qC?>64}oa2e?6=9rB8?55rnb3a>5<6sA9846sac0a94?7|@:937p`l1e83>4}O;:20qcm>e;295~N4;11vbn?i:182M5402weo?>50;3xL65?3tdh><4?:0yK76>7>51zJ07==zfj886=4={I10<>{ik;>1<73:1>vF<399~jf402909wE=<8:mg7>=83;pD>=7;|l`6<<72;qC?>64}oa1e?6=:rB8?55rnb0a>5<6sA9846sac3a94?4|@:937p`l2e83>7}O;:20qcm=e;295~N4;11vbn>50;0xL65?3tdh?<4?:0yK76>7>52zJ07==zfj986=4={I10<>{ik:>1<7?tH21;?xhd;<0;6?uG32:8yke4>3:1>vF<399~jf50290:wE=<8:mg6>=83;pD>=7;H13g?7|:3wQ=h;51z047?{zfj926=4>{I10<>O48j0:w?4rZ0g6>4}5?:0vqcmm50;0xL65?3tdh?i4?:8yK76>52zJ07==zfj9m6=4>{I10<>{ik=:1<7?tH21;?xhd<80;653zJ07==zfj>>6=4<{I10<>{ik=<1<7?tH21;?xhd<>0;6e4827142tweo9650;1xL65?3tdh844?:2yK76>51zJ07==zfj>i6=4>{I10<>{ik=i1<7?tH21;?xhdvF<399~jf2a290:=vF<399~jf372909wE=<8:mg07=838pD>=7;|l`17<72;qC?>64}oa67?6=:rB8?55rnb77>5<5sA9846sac4794?4|@:937p`l5783>7}O;:20qcm:7;295~N4;11B?=m51z39y_7b=3;p>:=5}|l`1=<728qC?>64}oa6=?6=9rB8?55F31a95~4=uS;n97?t2619yxhd=h0;6e4827142tweo8l50;37M5402weo8m50;3xL65?3@9;o7?t2;Y5`3=9r85<4sA9846sac4g94?5|@:937p`l5g83>4}O;:20qcm90;295~N4;11vbn8>:182M5402weo;<50;3xL65?3tdh:>4?:0yK76>51zJ07==zfj<>6=4>{I10<>O48j0:w<4rZ0g6>4}5?:0vqcm96;295~N4;11vbn88:181M5402weo;650;3xL65?3@9;o7?t1;Y5`3=9r85<6sA9846sac7c94?5|@:937p`l6c83>6}O;:20qcm9c;295~N4;11vbn8k:182M5402weo;k50;3xL65?3tdh:k4?:0yK76>51zJ07==zfj=:6=4>{I10<>{ik>81<7?tH21;?xhd?:0;6=7;|l`32<728qC?>64}oa45<4sA9846sac6c94?7|@:937p`l7c83>4}O;:20qcm8c;295~N4;11vbn9k:182M5402weo:k50;3xL65?3tdh;k4?:0yK76>51zJ07==zfj2:6=4>{I10<>{ik181<7?tH21;?xhd0:0;62290:wE=<8:mg=0=83;pD>=7;|l`<2<728qC?>64}oa;5<6sA9846sac9c94?7|@:937p`l8c83>4}O;:20qcm7c;295~N4;11vbn6k:182M5402weo5k50;3xL65?3tdh4k4?:0yK76>51zJ07==zfj3:6=4>{I10<>{ik081<7?tH21;?xhd1:0;6<7tH21;?xh>?3:1=vsab783>6}zfk:1<7?t}of6>5<4stdhj7>51zmb1<72:qvbhk50;3xyk7713:1=vsa10g94?7|ug;8?7>51zm504=839pqc?;c;295~{i9>;1<7=t}o35f?6=9rwe=5850;3xyk7>j3:1=vsa1c294?7|ug;h97>51zm5ag=83;pqc?jf;295~{i:9>1<7?t}o02=?6=9rwe>?k50;3xyk43;3:1=vsa24:94?7|ug8=h7>51zm6=4=83;pqcol50;3xyk4b;3:1>vsa2ea94?7|ug9;87>52zm6cb=83;pqcm64;295~\6m<0:w?9<:|J1<2=zfj3>6=4>{[3f1?7|:>91qE<77:mg<0=83;pV4}]9l?1=v<83;K6=151zX2a0<6s;=86pF=869~jf?>290:wW?j5;3x625=uA83;6sac8c94?7|R8o>603tdh5o4?:0yY5`3=9r8k3:1=vT>e4827142tB94:5rnb;g>5<6sS;n97?t2619yM4??2weo4k50;3x^4c228q9;>4rH3:4?xhd1o0;6594}oab4?6=9rP:i84>{350>xN50>1vbno>:182_7b=3;p>:=5}I0;3>{ikh81<7?tZ0g6>4}5?:0vD?68;|l`e6<728qQ=h;51z047?{O:1=0qcmn4;295~\6m<0:w?9<:|J1<2=zfjk>6=4>{[3f1?7|:>91qE<77:mgd0=83;pV4}]9l?1=v<83;K6=151zX2a0<6s;=86pF=869~jfg>290:wW?j5;3x625=uA83;6sac`c94?7|R8o>603tdhmo4?:0yY5`3=9r8e4827142tB94:5rnbcg>5<6sS;n97?t2619yM4??2weolk50;3x^4c228q9;>4rH3:4?xhdio0;6594}oaa4?6=9rP:i84>{350>xN50>1vbnl>:182_7b=3;p>:=5}I0;3>{ikk81<7?tZ0g6>4}5?:0vD?68;|l`f6<728qQ=h;51z047?{O:1=0qcmm4;295~\6m<0:w?9<:|J1<2=zfjh>6=4>{[3f1?7|:>91qE<77:mgg0=83;pV4}]9l?1=v<83;K6=151zX2a0<6s;=86pF=869~jfd>290:wW?j5;3x625=uA83;6saccc94?7|R8o>603tdhno4?:0yY5`3=9r8e4827142tB94:5rnb`g>5<6sS;n97?t2619yM4??2weook50;3x^4c228q9;>4rH3:4?xhdjo0;6594}oa`4?6=9rP:i84>{350>xN50>1vbnm>:182_7b=3;p>:=5}I0;3>{ikj81<7?tZ0g6>4}5?:0vD?68;|l`g6<728qQ=h;51z047?{O:1=0qcml4;295~\6m<0:w?9<:|J1<2=zfji>6=4>{[3f1?7|:>91qE<77:mgf0=83;pV4}]9l?1=v<83;K6=151zX2a0<6s;=86pF=869~jfe>290:wW?j5;3x625=uA83;6sacbc94?7|R8o>603tdhoo4?:0yY5`3=9r8e4827142tB94:5rnbag>5<6sS;n97?t2619yM4??2weonk50;3x^4c228q9;>4rH3:4?xhdko0;6594}oag4?6=9rP:i84>{350>xN50>1vbnj>:182_7b=3;p>:=5}I0;3>{ikm81<7?t}oag7?6=9rweoi:50;3xykec=3:1=vsace494?7|ugio;7>51zmga>=83;pqcmk9;295~{ikmk1<7?t}oagf?6=9rweoim50;3xykecl3:1=vsaceg94?7|ugioj7>51zmg`6=83;pqcmj1;295~{ikl81<7?t}oaf7?6=9rweoh:50;3xykeb=3:1=vsacd494?7|ugin;7>51zmg`>=83;pqcmj9;295~{iklk1<7?t}oaff?6=9rweohm50;3xykebl3:1=vsacdg94?7|uginj7>51zmgc6=83;pqcmi1;295~{iko81<7?t}oae7?6=9rweok:50;3xykea=3:1=vsacg494?7|ugim;7>51zmgc>=83;pqcmi9;295~{ikok1<7?t}oaef?6=9rweokm50;3xykeal3:1=vsacgg94?7|ugimj7>51zm`56=83;pqcj?1;295~{il981<7?t}of37?6=9rweh=:50;3xykb7=3:1=vsad1494?7|ugn;;7>51zm`5>=83;pqcj?9;295~{il9k1<7?t}of3f?6=9rweh=m50;3xykb7l3:1=vsad1g94?7|ugn;j7>51z~yxFGKrl=87==;031?44538997<:>5:37>JSSX\^1MRBNN=30>58538?j7<85D=36>58682;=6D@@UU8G843=87;:7<85IOMVP?BV48?1<3?9;049MKVR\3^yeIo{a=36>586>2;=6B[[PTV9V`urd}6:97>11:0b?75=I5886<0>0:00>LHH]]0J0?=51?f86?OCMVIX0<4?>0686?IR\Y__6DJJ_BQ?5?699:196B[[PTV9VJKXJ5;1<3m42;PLIZD;93:5=6=>7:19EPRHWJEEJDIPDNLF87<768n0?7OZTN]@KK@NOVNDBHQLYBNF87<761186I2=:1<`?6d90>LHW]]0O0?4?>0187?IR\Y__6DJJ_@>1>58a3:0DYY^ZT;S?6?690291]1<50?g87?UO]]U^\1<50?380==32M686=0l;58Gkpr64:0;2<:44;Flqq7Xe|r;<=:30;1=a>2=AGZ^X7J33;2=50=32F__\XZ5L@L\GCA;<3;5j6:5OTVSQQ0>5863<;0:<581::;?=0;2<<48;KGAZDF[LKO^1950?g80;2<565:C?55823H6:=3;4A=31:0=F489596O315<6?D:6=7?0M1?9>49B8419=2K7=50:;@>2=;269B875=97?0M1<<>59B87833H68295N<5<7?D:26=1J0;0;;@>4:1=F414?7L26>89BILAFWJF@=55NMHEB[FJLW`g{SLCFG@]@HN7692KFEJOPCMI\|jt789:?7L@K279BJA4E9?1JBII>;5NNE6A73=FFM>I8;5NNE7A63=FFM?I?;5NNE7A03=FFM?I995NND@6?DHBJ8<0MCKM1158EKCE99;=7L@JB034?DHBJ8;::6OAEC313>GIMK;9=;5NND@272=FFLH:?<84AOGA5116:CMAG71?2KEIO?9169BJ@D6>;=0MCKM1715?DHBJ8==7L@JB0:6?DHBJ;<0MCKM2078EKCE;?1JBHL<149BJ@D3>2KEIO:>5:CMAG313HDNN8?:;@LFF30GIMK2:96OAEC;5?DHBJ0;37L@JB^knt7=F[j1JYYAMONV\KC@6>2K^XBM@NGKD[LHXX[EL^H]\119BQQIXKFDMEJQKOOG27>GR\FUHCCHFG^FLJ@:76890MXZ@_BMMBLAXLFDN0<0>5:CVPJYDGGLBKRJ@ND>1>586;2K^XBQLOODJCZBHFL692<74ATVL[FIIN@MTHB@J_B[@H@:76830MXZ@_BMMBLAXLFDNSNWLLD>2:4dGR\FUHCCHFG^FLJ@YDQJFN0?0>8:CVPJYDGGLBKRJ@ND]@]FJBW98;7L[[O^ALJCO@WMEEIRMVCMG\4Zgil9:;<984ATVL[FIIN@MTHB@J_B[@H@Y7Whdo<=>?_hos[DSSGVIDBKGH_EMMAZE^KEOT?2368EPRHWJEEJDIPDNLF[F_DDLU;S`{w0123[lkw:91JYYAPCNLEMBYCGGOTOTMCE^2\jjr789;?:6OZTN]@KK@NOVNDBHQLYBNF[5Yig}:;<Pos2345233H__CRM@NGKD[AIIMVIROAKP0^mq4567W`g{SL[[O^ALJCO@WMEEIRMVCMG\4Ziu89:;=<64ATVL[FIIN@MTHB@J_B[@H@Y6:91JYYAPCNLEMBYCGGOTOTMCE^3\ip~789:9=6OZTN]@KK@NOVNDBHQLYBNF[4Yj}q:;<=?=1:CVPJYDGGLBKRJ@ND]@]FJBW8Ufyu>?01010>GR\FUHCCHFG^FLJ@YDQJFNS>_hos[DSSGVIDBKGH_EMMAZE^KEOT=R``t123547a3H__CRM@NGKD[AIIMVIROAKP1^mq4567:91JYYAPCNLEMBYCGGOTOTMCE^3\kw6789;9<6OZTN]@KK@NOVNDBHQLYBNF[4Yhz9:;?3318EPRHWJEEJDIPDNLF[F_DDLU:Sb|?012\mhv602K^XBQLOODJCZBHFLUHUNBJ_303?DSSGVIDBKGH_EMMAZE^KEOT>Rczx123477?:4ATVL[FIIN@MTHB@J_B[@H@Y5Wds<=>?_hos65=F]]ETOB@IIF]GKKCXKPIGIR2K^XBQLOODJCZBHFLUHUNBJ_3]mkq6788Uba}QNUUM\GJHAANUOCCKPCXAOAZ4Xff~;<=?>1g9BQQIXKFDMEJQKOOG\G\EKMV8Tc>?0103?DSSGVIDBKGH_EMMAZE^KEOT>Ra}012357624;?>89B[IGI4885n6OPL@L?56<7601JSAOA<01=<>GXDHD7=364A^NBJ94902KT@L@33?:8EZJFF5>546OPL@L?1;>GXDHD753:4Abnq53=FkexTECXPilr\EfjuW@D]=95MESP7?GSAM11IY^QFNGM2?F4:k;B8,Qvcu{&Gjxwk Alkde*Nfzm}j~hfncjq,^jtug$FJB GKE.Nlcle(DHDTEIK L@L\MACXKY$}di<4CD68GCOI=2IMCXZ8;BNH[@^S;2IG^45LOLOJPQCC=2I[SN]9;BR\MWW23JZT^I;4CQ]TA2=DZLK_II=4Cmi6?FjlMg;0H95K<1<6?A:687?0H1?>>49G8449=2N7=>0:;E>20;16=0:;E>21;2B;:7<0H1=50?68@959<2N783:4D=7=0>B;>7<0H1950?68@919<2N743:4D=;=1>BV494=7I_311<5?AW;984=7I_313<5?AW;9:4=7I_315<;?AW;9<0;2;5KQ=36:0=CY5;596J^<3<6?AW;;7?0H\2;>49GU939=2NZ0;0:;ES?3;3BT8:1O_<;4DUC@O2=Ci}k7<394D`vb848?3MkmL2?>99GeqgF48437Io{a@>1:==Ci}kJ0>07;EcweD:3611OmyoN<4<;?AgsiH6=255KaucB828?3MkmO2?>99GeqgE48437Io{aC>1:==Ci}kI0>07;EcweG:3611OmyoM<4<;?AgsiK6=255KaucA82823Me~x<64Dnww596902Ndyy?31?:8@jss9585m6J`uu3?7?6902Ndyy?33?f8@jss9Vkeh=>?0328@jss9Vkeh=>?0^kntZBh}};Tmcj?0122`>Bh}};Tmcj?01314>Bh}};Tmcj?013\mhvXLf=Road12354b:h6J`uu3\ekb789?9<6J`uu3\ekb789?Te`~PDnww5Zgil9:;94Dnww5Zgil9:;:Rgbp^Flqq7Xign;<=8>d:Flqq7Xign;<=9=0:Flqq7Xign;<=9Pilr\@jss9Vkeh=>?70f8@jss9Vkeh=>?8328@jss9Vkeh=>?8^kntZBh}};Tmcj?01:2`>Bh}};Tmcj?01;14>Bh}};Tmcj?01;\mhvXLf=Road123=4b?0348@jss9Vif|Rk~0123[lkwWMe~x>_hos[Air|8Uha}Qjq12354773Me~x?2033?Air|8Uha}Qjq123770?4348@jss9Vif|Rk~0127[lkwWMe~x:_hos[Air|8Uha}Qjq12314773Me~x;<0Hb{{1^antZcv89:=Sdc_Emvp4YdeyUn}=>?6033?Air|8Uha}Qjq123370>0348@jss9Vif|Rk~0133[lkwWMe~x1038@jss9Vif|Rk~01326470Hb{{1^antZcv89;:Sdc119Gkpr6Wjg{Sh?00025>Bh}};To`~Pep23577692Ndyy?Pclr\at679;8:=6J`uu3\ghvXmx:;=?=>4:Flqq7XkdzTi|>?13]jiu773Me~x1:Flqq7XkdzTi|>?15325>Bh}};To`~Pep23514692Ndyy?Pclr\at679=9:86J`uu3\ghvXmx:;=9Qfmq33?Air|8Uha}Qjq122147>_bos[`w788<:=6J`uu3\ghvXmx:;=;?>1:Flqq7XkdzTi|>?17025>Bh}};To`~Pep235356<2Ndyy?Pclr\at679?Uba}??;Emvp4YdeyUn}=>>7038@jss9Vif|Rk~0134547692Ndyy?Pclr\at6791;:=6J`uu3\ghvXmx:;=5<>1:Flqq7XkdzTi|>?19120>Bh}};To`~Pep235=Yney;;7Iazt0]`iuYby9::5;8>0Hb{{1^antZcv89;2Sdc119Gkpr6Wjg{Sh?03225>Bh}};To`~Pep23657692Ndyy?Pclr\at67:98:=6J`uu3\ghvXmx:;>==>4:Flqq7XkdzTi|>?21]jiu773Me~x2038@jss9Vif|Rk~01027421:Flqq7XkdzTi|>?23325>Bh}};To`~Pep23674692Ndyy?Pclr\at67:;9:86J`uu3\ghvXmx:;>?Qfmq31?Air|8Ufyu>?05>3>68682Ndyy?Pmtz3452;87;:7Iazt0]nq}678=6;202256=Cg|~:S`{w0127858698;87Iazt0]nq}678=6;2<<>139Gkpr6Wds<=>;<1<27442:Flqq7Xe|r;<=:30?1254=Cg|~:S`{w012785839;1Ocxz>_lw{4563494?=<<4Dnww5Zkrp9:;81>15032?Air|8Ufyu>?05>3:3753Me~x6J`uu3\ip~789>7<39>139Gkpr6Wds<=>;<1<;544?4=3=54=Cg|~:S`{w012784869:1Ocxz>_lw{4563484:<>03256=Cg|~:S`{w01278486:8;97Iazt0]nq}678=6:2<=>2:Flqq7Xe|r;<=:31?3757=Cg|~:S`{w012784859880Hb{{1^ov|567<5;5?;Emvp4Yj}q:;<92>>531?Air|8Ufyu>?05>2:176:2Ndyy?Pmtz3452;97?:=<5Kotv2[hs89:?0<09139Gkpr6Wds<=>;<0<55442:Flqq7Xe|r;<=:31?;251=Cg|~:S`{w0127848Xadz:<6J`uu3\ip~789>7>3?>;Emvp4Yj}q:;<92=>030?Air|8Ufyu>?05>1:4669:1Ocxz>_lw{45634;4:=00257=Cg|~:S`{w01278786;880Hb{{1^ov|567<585=9?=;Emvp4Yj}q:;<92=>3326>Bh}};Taxv?016?6;56981Ocxz>_lw{45634;4?=?5Kotv2[hs89:?0?0;1008@jss9Vg~t=>?4=0=14763Me~x2:Flqq7Xe|r;<=:32?5257=Cg|~:S`{w0127878?9880Hb{{1^ov|567<5855^knt46_lw{45634:4:=>5Kotv2[hs89:?0>0>0030?Air|8Ufyu>?05>0:4769:1Ocxz>_lw{45634:4:>01257=Cg|~:S`{w01278686<880Hb{{1^ov|567<595=8?=;Emvp4Yj}q:;<92<>3326>Bh}};Taxv?016?7;56981Ocxz>_lw{45634:4?=?5Kotv2[hs89:?0>0;1008@jss9Vg~t=>?4=1=14753Me~x7?39>2:Flqq7Xe|r;<=:33?5257=Cg|~:S`{w0127868?9880Hb{{1^ov|567<5955^knta=Cg|~:Sca{012265=Cg|~:Sca{0122[lkwWMe~xBh}};Tc>?02]jiuYCg|~:Sb|?0112g>Bh}};Tc>?053f?Air|8Ud~=>?4^kntZBh}};Tc>?053`?Air|8Ud~=>?50g8@jss9Vey<=>:_hos[Air|8Ud~=>?50a8@jss9Vey<=>91d9Gkpr6Wfx;<=8Pilr\@jss9Vey<=>91b9Gkpr6Wfx;<=6k;Emvp4Yhz9:;4i5Kotv2[jt78928==5Kotv2[jt7892Te`~l;Emvp4Yhz9:;5@CK=1MHNK>;F18CKB63@80E=<4I008M7420EIKPA=2=<>OCMVK7=3o4IEG\E94=8720EIKPA=0=f>OCMVHJ_HOKRd9J@@YEIZOJH_2?>d9J@@YEIZOJH_2>>d9J@@YEIZOJH_2=>d9J@@YEIZOJH_2<>d9J@@YEIZOJH_2;>d9J@@YEIZOJH_2:>d9J@@YEIZOJH_29>028MACXJHYNMI\37;2=a>OCMVHJ_HOKR=5=56=NLLUIM^KNDS]bja6789;?7DJJ_CCPADBUWhdo<=>?1068MACXJHYNMI\Paof345659=1BHHQMARGB@WYffm:;<==>7:KGAZDF[LKO^Road1234Zojx890EIKPB@QFEATXff~;<=?=c:KGAZDF[LKO^R``t1235ZojxVCOIRLNSDCGVZhh|9:;=OCMVHJ_HOKR^mq45679890EIKPB@QFEATXg{:;<=<>3:KGAZDF[LKO^Ra}0123740>348MACXKZU;Sca{0123[lkwW@NNSN]P0^llp567888=7DJJ_BQ\5Zhh|9:;?013b?LBBWLDJNAK>2:KGAZCIIKFNSca{01226d=NLLUNBLLCE^llp5679Vcf|RGKE^GMEGJBWge<=>>1038MACXMGKI@HQ`r12347>>5:KGAZT03@NNS_Q\5:KGAZQ?3@NNSZOFT69J@@YPWZo0EIKPW^Q\kw6789897DJJ_V]P[jt789:Te`~PIEG\SZUXg{:;<=?;;HLJP2=NF]UDYY=4IOTf?NCBXVBBI_O]CI[b?IGIWJLL0<0n;MCM[F@@4;4j7AOA_BDD868d3EKESNHH<582:d=KIGUHJJ2;>79OEKYD[?1GMCQJN`9OEKYNLLUH\:5CAO]JJQ0JWEVNMJR??a:NSIZBANV;:m6B_M^FEBZ75i2F[ARJIF^30=>JWEVNMJR<6;MRN[A@AW:30@]CPDGD\0<=KXDUOJKQ:9:NSIZBANV<27A^B_EDE[2?H69:1E=?=4N010?K73;2D:9>5A1718J4143G;3?6@>939M66=I:990B??<;O017>H5;:1E>9=4N370?K41;2D9;>5A2918J7?53G987C=?3:L057=I<;1E9?5A639M37=I0;1E595AOS42?J57B\=B078KW4E::1D^>;4OS1A50=HZ:H996A]3C10?JT3=2EY8O<:;NP7F657B\:B018KW043FX2:3=V4;0;295^<3<5?T:4294?7\2<>59R81833X6>295^<7<5?T:0294?7\28>49QAVCS02XDARL30?c8VJKXJ5;1<364RNO\F979>2XDARAJ8:PLIZIBWZ;;7_AB_NG\WZhh|9:;=?84RNO\K@YTWge<=>>_hos[WIJWFOT_R``t12354`24;g1?c8V`urd}6:>3o4Rdqvhq:6;7k0^h}zlu>20;e5;2=e>Tb{|f0<;19:Pfwpjs48427_k|umv?6;?89Qavsk|5>556\jstnw808>3[oxyaz36?;8V`urd}6<245]erwop9>912Xnxb{<825;d<\{cOmyo3132:d=Sz`Njxl2=>`9WvlBf|h682l5[rhFbpd:36h1_~dJnt`>6:d=Sz`Njxl29>`9WvlBf|h6<2l5[rhFbpd:?6h1_~dJnt`>::6=RLZ90ZNM6;WKFSZR^XL;o7UGCIOZ.\AD'8';+_Y[M 1,2$DUDA@<0T^ZCIC58\VRXOGN:i6V\T^KNTICJMG^JXDAA_BMMWQTFAG^X==5WSU]QPIYWZFZN^YW8;YQW[SED>2RonRGk119[`hYJiceyZh||inl24>^ceVGbbb|Yesqjkk3;5Wo=2=7<=_g5:5Sdc3:Zpp<=_{}MFcikc2:X0<>Yffm:;<=?9;^cm`5678Vcf|RQnne23457?3Vg~t=>?069\kw6789;?7Ra}0123[lkwWVey<=>?169\kw6788;?7Ra}0122[lkwWVey<=>>1`9bqqidgglbk<<4atvlgjhaanUjbi>?0130?dssgjeejdiPaof345669:1jyyaloodjcZgil9:;55nuum`kk`noVey<=>?_hos[dssgjeejdiPos2345743mlm?6gked9j``YdeyUei=>?0`9j``Yhz9:;<?00:8tjjXijfy;6~`l^aoo<=wgeUh`fka8:rlhZudd{20|bbPsrgw=>vhz}Ujoa|7;qmqpZekch1{czPcmifj<=wg{~Thlzn6:rlvqYv12zd~yQ|cmp:?uiu|Vyxiy?4r99qpiYsqyo:7~h4snwqg`Yaaeoem`kk;rmvvfcXd`dnbo64xb;645~km2rh58=9xmr`01+2uIJ{n4?4@Az1`4:3f3>7122898m?li:3f2b7}i:j31=6`=c`85?!4d038h>6s\cb81`5<5?<0:?>o=bg81`4`03m8997>51;3xWa7=:m:1>:;5121b6g`=:m;m>6xI29d94?7=93:p_i?52e29623=9:9j>oh52e3e6>"5k809>l5+26496cb6=484;7f><2|D;i>6?u+26496ce<@;;o7pB=c782!4ai3i=7p*=ab8160=]k;03wo4n:0295g<5<3;96<=57;Y6d0=jr31=44i:03951<5:3;<65$35;>``-a93:1(?97:dd8j7102l10'i650;&13=a=<#m31<7*=798gf>h5?>0976%i3;29 71?2ll0b?98:b98/ag=83.9;54kb:l132<632!m87>5$35;>``-bi3:1(?97:dd8j7102<10'k;50;&13=1=<#o<1<7*=798fb>h5?>0276%jc;29 71?2ll0b?98:298/c1=83.9;54jf:l1325$35;>``-bm3:1(?97:dd8j7102810'k750;&13=5=<#:;1<7*=7980b>h5?>0o76%<2;29 71?2:l0b?98:b98/65=83.9;545$35;>6`-c=3:1(?97:e`8j7102o10'>m50;&13=<4n2d9;:4<;:)02?6=,;=36>h4n354>==<#mn1<7*=798gf>h5?>0n76%5$35;>ad-403:1(?97:2d8j7102?10'h?50;&13=h4n354>40<3">;6=4+26:97c=i:>=1<65$3883>!40039m7c<87;78?.c5290/>:65dc9m621=j21 8<4?:%04h4n354>1=<#l91<7*=798gf>h5?>0j76%;2;29 71?2:l0b?98:068?.c3290/>:65dc9m621=121 8>4?:%04==<#=>1<7*=7980b>h5?>0:>65$e683>!4003ni7c<87;58?.22290/>:653g9m621=9810'h650;&13=h4n354>46<3"><6=4+26:97c=i:>=1j65$4983>!40039m7c<87;g8?.b1290/>:65dc9m621==21bo84?::m1e<<722c9=;4?::k16<<722e9>>4?::m161<722c3<7>5;n0;=?6=3flh6=44ob;94?=h:;21<75f2cd94?=nnh0;66g=8483>>oaj3:17dm?:188m4c72900cnj50;9l645=831b4<4?::m150<722e9?i4?::k163<722e9=o4?::m162<722chi7>5;nae>5<5<>odi3:17b<82;29?j40;3:17d<=9o;0b?98:198k4`7290/>:651g38j7102810c=9o;0b?98:398k745290/>:652338j7102910c?=:;;0b?98:098k77a290/>:652338j7102;10c??j:18'62>=:;;0b?98:298k76e290/>:6521c8j7102910c?>6:18'62>=:9k0b?98:098k7>?290/>:652958j7102910c?69:18'62>=:1=0b?98:098kg2=83.9;54m3:l132<732ei>7>5$35;>g5ie83:1(?97:c18j7102:10coj50;&13=0=h5?>0=76ama;29 71?2k90b?98:698kg?=83.9;54m3:l1325$35;>g5ie>3:1(?97:c18j7102k10co;50;&13=a=:183!4fk3;n96F=c29l5`2=831vn?m8:182>5<7s-8jo7>1<75rb9094?2=:3?p@?m::0yK64b24<,;l36?k;;%0e7?b33-8m87<89:&1b4;%0e1?4fi2d9ih4>;%0ee?e13t.9mn4=2g9j`7<722co87>5;n04=?6=3`8jm7>5;c294?5=939p@?m::0yK64b5;hf1>5<4?:1y'6de=9l;0D?m<;M0`1?7|,;;j6?h8;|k`7?6=3`n?6=44o35:>5<:18186=:>30R?96;|q107<72;qUh9520;f7?x{e:m>1<7=50;2x 7gd2=n0D?m<;h3f3?6=3`;n47>5;n056?6=3tyo>7>52z\g6>;72m80q~j;:181[b3348o87?j8:p62?=838pR?96;<2962?52z\1ed=::m>1=h94}r0g7?6=:r7;6i:4=3f7>7053twi=k=50;30>=<6;rF9o84>{I02`>{K:j<1nv`=fc8`5>"5n109i95+2g19`1=#:o>1>:74$3d2>a4{#:hi1>>:4Zb096~4b2;n1qW5;n0;0?6=,;=36?6<;o043?6<3f83>7>5$35;>7>43g8<;7?4;n0;5?6=,;=36?6<;o043?4<3f83<7>5$35;>7>43g8<;7=4;n04b?6=,;=36?6<;o043?2<3f85$35;>7>43g8<;7;4;n04f?6=,;=36?6<;o043?0<3f85$35;>7>43g8<;794;hg5>5<#:>21i85a26594>=nm=0;6)<88;g6?k40?3;07dk<:18'62>=m<1e>:952:9ja7<72-8<47k:;o043?5<3`o:6=4+26:9a0=i:>=1865fdg83>!4003o>7c<87;78?lbc290/>:65e49m621=>21bh84?:%047c33-8m?7j;;%0e0?4012.9j<4k2:l1af<63-8m>7j<;o0f`?7<,;l=6?om;o0fb?631<75f2``94?=e83:197<55zN1g0<6sA8:h6s+2`a967c1<75`26;94?=nl;0;66gk3;29?lee2900n=4?:483>5}#:hi1=h=4H3a0?le02900enl50;9jg6<722co87>5;n04=?6=3th9o94?:083>5}#:hi1=h;4H3a0?j7b<3:17p}k2;296~Xc:27;6n=4}rf0>5<5sWn870>5c69~w7262909w0;72jh0q~<;2;296~;72;=27S<89:p61b=838pRi:4=18g0>{zj;n<6=4<:183!4fk38=86F=c29j5`1=831b=h650;9l634=831vn?j6:180>5<7s-8jo7<94:J1g6=n9l=1<75f1d:94?=h:?81<75rse094?4|Vm801=4k2:p`6<72;qUh>522e;95`>526;8yv4fj3:1?vP=ac9>6a1=9l=01?j6:0g4?xu5l10;6?u20;f0?84c138=>6s|2e494?4|590o863=d68127=zuk;1<7;53;5xH7e228qC>;%0e6?b43g8nh7?4$3d5>7ge3g8nj7>4}%0bg?44=2co>7>5;hf0>5<1<75`26;94?=n:hh1<75m0;291?4==rF9o84>{I02`>{#:hi1>?k4ie694?=h:>31<75fd383>>oc;3:17dmm:188f5<72<0;6=u+2`a95`5<@;i87dm8:188mfd=831bo>4?::kg0?6=3f8<57>5;|`1g1<7280;6=u+2`a95`3<@;i87b?j4;29?xuc:3:1>vPk2:?3>f51v?:>:18184d<3;n863?:b`8yv43:3:1>v3?:35:?[4012wx>9j50;0xZa2<590o86srb3f4>5<4290;w)N5k:1b=h950;9j5`>=831d>;<50;9~f7b>29086=4?{%0bg?41<2B9o>5f1d594?=n9l21<75`27094?=z{m81<74?:3y]`6=::m31=h64}rf7>5<5sWn?70{t:>31<730q~i951d5897b>28o<7p}=d983>7}:83n870{t:m<1<7;5l>09:?5r}cg94?3=;3=p@?m::0yK64b7c33-8m?7j;;%0e0?4012.9j<4k2:l1af<63-8m>7j<;o0f`?7<,;l=6?om;o0fb?631<75f2``94?=e83:197<55zN1g0<6sA8:h6s+2`a967c1<75`26;94?=nl;0;66gk3;29?lee2900n=4?:483>5}#:hi1=h=4H3a0?le02900enl50;9jg6<722co87>5;n04=?6=3th9o94?:083>5}#:hi1=h;4H3a0?j7b<3:17p}k2;296~Xc:27;6n=4}rf0>5<5sWn870>5c69~w7262909w0;72jh0q~<;2;296~;72;=27S<89:p61b=838pRi:4=18g0>{zj;n<6=4<:183!4fk38=86F=c29j5`1=831b=h650;9l634=831vn?j6:180>5<7s-8jo7<94:J1g6=n9l=1<75f1d:94?=h:?81<75rse094?4|Vm801=4k2:p`6<72;qUh>522e;95`>526;8yv4fj3:1?vP=ac9>6a1=9l=01?j6:0g4?xu5l10;6?u20;f0?84c138=>6s|2e494?4|590o863=d68127=zuk;>6=4::284I4d=3;pD??k;|N1g3<>s-8m47hm51:&1b7;%0e2?4fj2d9ik4?;|&1ef<5;<1bh?4?::kg7?6=3`n?6=44o35:>5<0<52n;51zJ15a=z,;kh6?5<t$3c`>4c43A8h?6gl7;29?lee2900en=50;9j`1<722e9;44?::a6f2=83;1<7>t$3c`>4c23A8h?6a>e583>>{tl;0;6?uQd39>4?e43tyo?7>52z\g7>;72j=0q~<;1;296~;5k=0:i9520;aa?xu5<;0;6?u20;04=>X5?01v?:k:181[b334:1h95r}c0g3?6=;3:150z&1ef<5>=1C>n=4i0g4>5<5<;72;=27p}=ac83>6}Y:hh01?j8:0g4?84c13;n;6s|2e:94?4|590o?63=d88127=z{;n=6=4={<29`1=::m=1>;<4}|`2b?6==391;vB=c482M46l2wG>n859z&1b=<5m=1/>k=5d59'6c2=:>30(?h>:e08j7cd281/>k<5d29m6`b=92.9j;4=ac9m6``=82w/>lm52278ma4=831bh>4?::kg0?6=3f8<57>5;h0bf?6=3k:1<7;52;7xH7e228qC>5;n04=?6=3`n96=44ie194?=nkk0;66l?:186>5<7s-8jo7?j3:J1g6=nk>0;66glb;29?le42900ei:50;9l62?=831vn?m;:182>5<7s-8jo7?j5:J1g6=h9l>1<75rse094?4|Vm801=4l3:p`6<72;qUh>520;a4?xu5<80;6?u22b695`2<590hn6s|25094?4|5909;45Q26;8yv43l3:1>vPk4:?3>a25}#:hi1>;:4H3a0?l7b?3:17d?j8;29?j41:3:17pl=d883>6<729q/>lm52768L7e43`;n;7>5;h3f7>5;|qg6?6=:rTo>63?:e08yvb42909wSj<;<0g=?7b02wxh94?:3y]`1=::m=1=h64}r04=?6=:rT9;4520;04=>{t:hh1<7=t^3ca?84c?3;n;63=d882a2=z{;n36=4={<29`6=::m31>;<4}r0g2?6=:r7;6i:4=3f4>7053twi>:4?:480>2}K:j?1=vF=1e9~H7e120q/>k652d68 7`42m>0(?h;:35:?!4a93n97c7dj=:188ma5=831bh94?::m13<<722c9mo4?::`3>5<22;0>wA50z&1ef<6m:1C>n=4ib594?=nkk0;66gl3;29?lb32900c?96:188yg4d<3:1=7>50z&1ef<6m<1C>n=4o0g7>5<96=4={<2962?7}Yl=16<7j;;|a6a1=8391<7>t$3c`>7033A8h?6g>e683>>o6m10;66a=6383>>{e:m31<7=50;2x 7gd2;e99~wa2=838pRi:4=3f4>4c?3ty9;44?:3y]62?<5909;45rs3ca>5<4sW8jn63=d682a2=::m31=h94}r0g7053ty9h;4?:3y>4?b3348o;7<92:~f7>=83?1?79tL3a6>4}O:8n0qAh5mj0:7)oc:3:17dj<:188ma2=831d>:750;9j6dd=831i<7>55;091~J5k<0:wE<>d:'6de=:;o0ei:50;9l62?=831bh?4?::kg7?6=3`ii6=44b183>0<729q/>lm51d18L7e43`i<6=44ib`94?=nk:0;66gk4;29?j4013:17pl=c583>4<729q/>lm51d78L7e43f;n87>5;|qg6?6=:rTo>63?:b18yvb42909wSj<;<29g2=z{;>:6=4={<0`0?7b<27;6nl4}r076?6=:r7;6?96;_04=>{t:=n1<75<7s-8jo7<94:J1g6=n9l=1<75f1d:94?=h:?81<75rb3f:>5<4290;w)N5k:1b=h950;9j5`>=831d>;<50;9~wa4=838pRi<4=18g6>{tl:0;6?uQd29>6a?=9l20q~j;:181[b3348o;7?j8:p62?=838pR?96;<2962?53z\1eg=::m=1=h94=3f:>4c03ty9h54?:3y>4?b4348o57<92:p6a0=838p1=4k4:?1`2<5>;1vqo<6:186>6<0sE8h97?tH33g?xJ5k?02w)"5n:0o86*=f5813<=#:o;1h?5a2da95>"5n;0o?6`=ee82?!4a>38jn6`=eg83?x"5ij09?85fd383>>oc;3:17dj;:188k71>2900e?om:188f5<72<0968uC2b795~N59m1v(?ol:30f?lb32900c?96:188ma4=831bh>4?::k`f?6=3k:1<7;50;2x 7gd28o87E>{e:j>1<7?50;2x 7gd28o>7Ee59>4?ee3ty98?4?:3y>4?4012T9;45rs36g>5<5sWn?70>5d59~yg4c?3:1?7>50z&1ef<5>=1C>n=4i0g4>5<5<53;294~"5ij09:95G2b18m4c02900evPk4:?1`2<6m11v?96:181[40127;6?96;|q1eg<72:qU>ll4=3f4>4c0348o57?j7:p6a>=838p1=4k3:?1`<<5>;1v?j9:18186=l=16>i952708yxuc:3:15vPk2:?3>a4<580o>63j:e08943=l;16=k4k2:?13?b534836i<4=3;9`7=z{m91<77t^e1895;6=3n870?i:e18971=l:16>54k3:?1=?b43ty9mo4?:8y]6dd<5909mo521;0bf>;b2;ki70?::3ca?87a2;ki70<8:3ca?84?2;ki70<6:3ca?xu50=0;6?uQ296897?=:>30(?o7:3:0?k4f?3:0q~<72;296~X50;16>54=789'6d>=:190b?o8:09~w7>62909wS<71:?13?4012.9m54=829m6d1=:2wx>5>50;0xZ7>734;m6?96;%0b:h4=07962?<,;k36?6<;o0b3?252z\13a=:m38<56*=a981<6=i:h=196s|26`94?4|V;=i70?526;8 7g?2;287cvP=7`9>4?4012.9m54=829m6d1=?2wxi;4?:3y]a3=::00o86*=a98f1>h5i>0;7p}j4;296~Xb<27947j;;%0b5<5sWo870<8:e68 7g?2l?0b?o8:39~w`4=838pRh<4=0d9`1=#:h21i85a2`597>{tm80;6?uQe09>5052z\gb>;b2m>0(?o7:d78j7g02<1vij50;0xZab<580o86*=a98f1>h5i>0=7p}k5;296~Xc=27;6i:4$3c;>`3n859zl1bg<>;2.9j54=e59'6c5=l=1/>k:526;8 7`62m80b?kl:09'6c0=:hh0b?ki:09'6cg=k?1v(?ol:315?lb52900ei:50;9l62?=831b>ll50;9a4?6=;3;1?vB=c482M46l2w/>lm523g8ma2=831d>:750;9j`7<722h;6=4<:183!4fk3;n=6F=c29O6f3=9r.9=l4=f89~mf5=831bh94?::m13<<722wxh?4?:3y]`7=:83i87p}=4083>7}:838<56P=789~w7252909wSj;;<29`1=zuk8o;7>53;294~"5ij09:>5G2b18m4c02900e01?j8:0g;?xu5?00;6?uQ26;895<5?01v?om:181[4fj279h:4>e69~w7b12909w0>5d59>6a1=:?80qpl=1683>1<62:qG>n;51zJ15a=zD;i=64ua2g`9=7=#:o21>h:4$3d0>a2<,;l?6?96;%0e5?b53g8no7?4$3d5>7ge3g8nj7?4$3db>f05<6<62:qG>n;51zJ15a=z,;kh6?5<50z&1ef<6m81C>n=4L3a6>4}#:8k1>k74}ha0>5<1<75`26;94?=z{m81<79?50;0x95<5?01U>:74}r076?6=:rTo863?:e68yxuc:3:1>vPk2:?3>a452z\13<=:838<56s|2``94?4|V;ki70>5d59~yg>d290>6>48{M0`1?7|@;;o7pB=c78ak4aj3ho7)"5n:0o86*=f5813<=#:o;1h?5a2da95>"5n;0o?6`=ee82?!4a=38jm6`=ed83?!4ai3i=7p*=ab817==nl;0;66gk3;29?lb32900c?96:188m7gf2900n=4?:481>0}K:j?1=vF=1e9~ 7gd2;8n7dj;:188k71>2900ei<50;9j`6<722chn7>5;c294?3=83:p(?ol:0g0?M4d;2ch;7>5;haa>5<>i5?00;66sm2b694?7=83:p(?ol:0g6?M4d;2e:i94?::p`7<72;qUh?520;a0?xuc;3:1>vPk3:?3>f152z?1g1<6m=16<7mm;|q107<72;q6<7<89:\13<=z{;>o6=4={_f7?86=l=1vqo5<4290;w)N5k:1b=h950;9j5`>=831d>;<50;9~wa4=838pRi<4=18g6>{tl:0;6?uQd29>6a1=9l20q~j;:181[b3348o87?j8:p62?=838pR?96;<2962?53z\1ed=::m>1=h94=3f4>4c03ty9h>4?:3y>4?b3348o87<92:p6a0=838p1=4k3:?1`2<5>;1vqo78:186>6<0sE8h97?tH33g?xJ5k?0iwc"5n=09;45+2g39`7=i:li1=6*=f38g7>h5mm0:7)h5ml0;7)>oc;3:17dj;:188k71>2900e?on:188f5<72<0968uC2b795~N59m1v(?ol:30f?lb32900c?96:188ma4=831bh>4?::k`f?6=3k:1<7;50;2x 7gd28o87E>{e:j>1<7?50;2x 7gd28o>7Ee59>4?ee3ty98?4?:3y>4?4012T9;45rs36g>5<5sWn?70>5d59~yg4c<3:1?7>50z&1ef<3k2B9o>5f1d594?=n9l21<75`27094?=zj;n<6=4<:183!4fk38=86F=c29j5`1=831b=h650;9l634=831vi<50;0xZa4<590o>6s|d283>7}Yl:16>i951d:8yvb32909wSj;;<0g0?7b02wx>:750;0xZ71>34:1>:74}r0be?6=;rT9ml522e695`1<5;n<6i850;0x956>48{M0`1?7|@;;o7pB=c78ak4aj3ho7)"5n:0o86*=f5813<=#:o;1h?5a2da95>"5n;0o?6`=ee82?!4a=38jm6`=ed83?!4ai3i=7p*=ab817==nl;0;66gk3;29?lb32900c?96:188m7gf2900n=4?:481>0}K:j?1=vF=1e9~ 7gd2;8n7dj;:188k71>2900ei<50;9j`6<722chn7>5;c294?3=83:p(?ol:0g0?M4d;2ch;7>5;haa>5<>i5?00;66sm2b694?7=83:p(?ol:0g6?M4d;2e:i94?::p`7<72;qUh?520;a0?xuc;3:1>vPk3:?3>f152z?1g1<6m=16<7mm;|q107<72;q6<7<89:\13<=z{;>o6=4={_f7?86=l=1vqo5<4290;w)N5k:1b=h950;9j5`>=831d>;<50;9~wa4=838pRi<4=18g6>{tl:0;6?uQd29>6a1=9l20q~j;:181[b3348o87?j8:p62?=838pR?96;<2962?53z\1ed=::m>1=h94=3f4>4c03ty9h>4?:3y>4?b3348o87<92:p6a0=838p1=4k3:?1`2<5>;1vqo<>4;290?4==rF9o84>{I02`>{K:j<15v`=fc8:5>"5n109i95+2g19`1=#:o>1>:74$3d2>a45<1<75`26;94?=n:hh1<75m0;297?7=;rF9o84>{I02`>{#:hi1>?k4ie694?=h:>31<75fd383>>d729086=4?{%0bg?7b92B9o>5C2b795~"59h09j45rib194?=nl=0;66a=7883>>{tl;0;6?uQd39>4?e43ty98<4?:3y>4?4012T9;45rs361>5<5sWn?70>5d59~yg4c?3:1?7>50z&1ef<5>:1C>n=4i0g4>5<5<:74=1813<=z{;ki6=4={_0bf>;5l>0:i:5rs3f5>5<5s4:1h9522e59634g}K:j?1=vF=1e9~H7e12kqe>kl5bd9'6c>=:l>0(?h<:e68 7`32;=27)k852``8j7ca291/>ko5c79~ 7gd2;9j7Wm=:3y11?442tP9m;4={34965>o5ik0;66a=7g83>!40038i5?m0;6)<88;04a>h5?>0:76a=7c83>!40038i5?h0;6)<88;04a>h5?>0876gj1;29 71?2l:0b?98:198ma`=83.9;54j0:l132<632coh7>5$35;>`6d7290>6>48{M0`1?7|@;;o7pB=c78:!4a038n86*=f28g0>"5n=09;45+2g39`7=i:li1=6*=f38g7>h5mm0:7)h5mo0;7p*=ab8170=nl;0;66gk3;29?lb32900c?96:188m7ge2900n=4?:481>0}K:j?1=vF=1e9~ 7gd2;8n7dj;:188k71>2900ei<50;9j`6<722chn7>5;c294?3=83:p(?ol:0g0?M4d;2ch;7>5;haa>5<>i5?00;66sm2b694?7=83:p(?ol:0g6?M4d;2e:i94?::p`7<72;qUh?520;a0?xuc;3:1>vPk3:?3>f152z?1g1<6m=16<7mm;|q107<72;q6<7<89:\13<=z{;>o6=4={_f7?86=l=1vqo5<28o37p}k4;296~Xc<279h:4>e99~w71>2909wS<89:?3>71>3ty9mo4?:2y]6dd<5;n<6i650;0x955d59>6a1=:?80qpl>:186>6<0sE8h97?tH33g?xJ5k?02w)"5n:0o86*=f5813<=#:o;1h?5a2da95>"5n;0o?6`=ee82?!4a>38jn6`=eg83?x"5ij09?85fd383>>oc;3:17dj;:188k71>2900e?om:188f5<72<0968uC2b795~N59m1v(?ol:30f?lb32900c?96:188ma4=831bh>4?::k`f?6=3k:1<7;50;2x 7gd28o87E>{e:j>1<7?50;2x 7gd28o>7Ee59>4?ee3ty98?4?:3y>4?4012T9;45rs36g>5<5sWn?70>5d59~yg4c?3:1?7>50z&1ef<5>=1C>n=4i0g4>5<5<53;294~"5ij09:95G2b18m4c02900evPk4:?1`2<6m11v?96:181[40127;6?96;|q1eg<72:qU>ll4=3f4>4c0348o57?j7:p6a>=838p1=4k3:?1`<<5>;1v?j9:18186=l=16>i952708yxdb290>6>48{M0`1?7|@;;o7pB=c78:!4a038n86*=f28g0>"5n=09;45+2g39`7=i:li1=6*=f38g7>h5mm0:7)h5mo0;7p*=ab8170=nl;0;66gk3;29?lb32900c?96:188m7ge2900n=4?:481>0}K:j?1=vF=1e9~ 7gd2;8n7dj;:188k71>2900ei<50;9j`6<722chn7>5;c294?3=83:p(?ol:0g0?M4d;2ch;7>5;haa>5<>i5?00;66sm2b694?7=83:p(?ol:0g6?M4d;2e:i94?::p`7<72;qUh?520;a0?xuc;3:1>vPk3:?3>f152z?1g1<6m=16<7mm;|q107<72;q6<7<89:\13<=z{;>o6=4={_f7?86=l=1vqo5<28o37p}k4;296~Xc<279h:4>e99~w71>2909wS<89:?3>71>3ty9mo4?:2y]6dd<5;n<6i650;0x955d59>6a1=:?80qpl>5;291?5=?rF9o84>{I02`>{K:j<15v*=f981a1=#:o91h95+2g6962?<,;l:6i<4n3g`>4=#:o81h>5a2df95>"5n?09mo5a2dd94>{#:hi1>>;4ie094?=nl:0;66gk4;29?j4013:17d7;tL3a6>4}O:8n0q)oc<3:17b<89;29?lb52900ei=50;9jgg<722h;6=4::183!4fk3;n?6F=c29jg2<722chn7>5;ha0>5<1<75`26;94?=zj;i?6=4>:183!4fk3;n96F=c29l5`2=831vi<50;0xZa4<590h?6s|d283>7}Yl:16<7m8;|q104<72;q6>n:51d68959<50;0x95<5?01U>:74}r07`?6=:rTo863?:e68yxd5l>0;6>4?:1y'6de=:?>0D?m<;h3f3?6=3`;n47>5;n056?6=3th9h44?:283>5}#:hi1>;:4H3a0?l7b?3:17d?j8;29?j41:3:17p}k2;296~Xc:27;6i<4}rf0>5<5sWn870{tl=0;6?uQd59>6a1=9l20q~<89;296~X5?016<7<89:p6dd=839pR?om;<0g3?7b?279h44>e69~w7b?2909w0>5d29>6a?=:?80q~01?j8:341?x{tl;0;68uQd39>4?b534;1h?52e;f1?8722m80q~j<:186[b434:1h>521;f0?8c=l:16=84k3:p6dd=83?pR?om;<296dd<5809mo52e;0bf>;6=38jn6s|26d94?4|V;=m70?::35:?!4f038l6526g8j7g0281v?9m:181[40j27:6?96;%0b:o4=1813<=#:h21>:k4n3c4>6=z{l;1<7l65e19m6d1=82wxhk4?:3y]`c=:m3n?7)6s|d483>7}Yl<16<7j;;%0bk652d68 7`42m>0(?h;:35:?!4a93n97coc:3:17dj;:188k71>2900e?on:188f5<72:0:6>uC2b795~N59m1v(?ol:30f?lb32900c?96:188ma4=831i<7>53;294~"5ij0:i<5G2b18H7e228q/>vPk4:?3>a25}#:hi1>3:17b<92;29?xuc:3:1>vPk2:?3>a452z\13<=:838<56s|2`c94?4|V;kj70{t:m91<7;5l=09:?5r}c0f1?6=<3818vB=c482M46l2wG>n859zl1bg<0n2.9j54=e59'6c5=l=1/>k:526;8 7`62m80b?kl:09'6c3=:hk0b?kj:09'6cg=k?1v(?ol:313?lb52900ei:50;9l62?=831b>lo50;9a4?6=;3;1?vB=c482M46l2w/>lm523g8ma2=831d>:750;9j`7<722h;6=4<:183!4fk3;n=6F=c29O6f3=9r.9=l4=f69~mf5=831bh94?::m13<<722wxh?4?:3y]`7=:83i87p}=4083>7}:838<56P=789~w7252909wSj;;<29`1=zuk8o87>52;294~"5ij09=n5G2b18m4c12900c?8=:188yvb52909wSj=;<29`7=z{;=26=4={_04=>;72;=27p}=a`83>7}Y:hk01?j;:0g5?xu5l:0;6?u20;f7?84c<38=>6srb9194?>=;32p@?m::0yK64bg7<,;l36?k;;%0e7?b33-8m87<89:&1b4;%0e4?db3g8nn7>4$3db>f0:j50;&13=<5?j1e>:950:9l62d=83.9;54=7b9m621=921d>:o50;&13=<5?j1e>:952:9j`c<72-8<47jj;o043?6<3`no6=4+26:9``=i:>=1=65fd483>!4003nn7c<87;08?g6=83>1>7;tL3a6>4}O:8n0q)oc<3:17b<89;29?lb52900eok50;9a4?6=<3:15;n04=?6=3thij7>52;294~"5ij09=n5G2b18m4c12900c?8=:188yvb52909wSj=;<29g6=z{ko1<7v3?:35:?[4012wx>9j50;0xZa2<590o86srb083>1<52n;51zJ15a=z,;kh6?==;hf7>5<5<7s-8jo7?j2:J1g6=nkk0;66gl3;29?lb32900c?96:188ygda29096=4?{%0bg?46k2B9o>5f1d494?=h:?81<75rse094?4|Vm801=4l3:pf`<72;qUnh52bg82a3=z{;>:6=4={<29gg=:jo09:?5rs361>5<5s4:1>:74^35:?xu54?b33twii7>54;091~J5k<0:wE<>d:'6de=::80ei:50;9l62?=831bh?4?::kaa?6=3k:1<7:50;2x 7gd28o97E31<75rbcd94?4=83:p(?ol:33`?M4d;2c:i;4?::m127<722wxh?4?:3y]`7=:83i87p}me;296~Xem27ij7?j6:p617=838p1=4lb:?ab?41:2wx>9<50;0x95<5?01U>:74}r07`?6=:rTo863?:e68yxuc:3:18vPk2:?3>a4<580o>63j:e08yvdb290?wSlj;<29f`=:93hn70k5bd9~w71c2909wS<8d:?f>71>3-8j47<8c:l1e2<73ty9;o4?:3y]62d<5809;45+2`:962e5<5sW8vPkf:?f>a2<,;k36ik4n3c4>5=z{mn1<752z\g1>;72m>0(?o7:eg8j7g02;1vqorF9o84>{I02`>{K:j<1nv`=fc8:0>"5n109i95+2g19`1=#:o>1>:74$3d2>a4{#:hi1>>=4ie094?=nl:0;66gk4;29?j4013:17d7;tL3a6>4}O:8n0q)oc<3:17b<89;29?lb52900ei=50;9jgg<722h;6=4::183!4fk3;n?6F=c29O6f3=9r.9=l4=f69~mf1=831boo4?::k`7?6=3`n?6=44o35:>5<51;294~"5ij0:i85G2b18k4c32900q~j=:181[b534:1o>5rse194?4|Vm901=4l7:p617=838p1?m;:0g7?86=kk1v?:=:18186=:>30R?96;|q10a<72;qUh9520;f7?x{e:m=1<7<50;2x 7gd2;;h7Et$3c`>7033A8h?6g>e683>>o6m10;66a=6383>>{tl;0;6?uQd39>4?b53tyo?7>52z\g7>;5l00:i55rs35:>5<5sW8<563?:35:?xu5ik0;6>uQ2``897b028o=70{t:m21<7;5l009:?5rs3f5>5<5s4:1h9522e596343}K:j?1=vF=1e9~H7e12kqe>kl5c19'6c>=:l>0(?h<:e68 7`32;=27)k852``8j7ca291/>ko5c79~ 7gd2;9>7dj=:188ma5=831bh94?::m13<<722c9mo4?::`3>5<22;0>wA50z&1ef<6m:1C>n=4ib594?=nkk0;66gl3;29?lb32900c?96:188yg4d<3:1=7>50z&1ef<6m<1C>n=4o0g7>5<96=4={<2962?7}Yl=16<7j;;|a6a1=8381<7>t$3c`>77d3A8h?6g>e783>>i5>;0;66sm2e;94?5=83:p(?ol:347?M4d;2c:i:4?::k2a=<722e9:?4?::p`7<72;qUh?520;f1?xuc;3:1>vPk3:?1`<<6m11v?96:181[40127;6?96;|q1eg<72:qU>ll4=3f4>4c1348o57?j7:p6a>=838p1=4k3:?1`<<5>;1v?j9:18186=l=16>i952708yxdak3:1?7?53zN1g0<6sA8:h6sC2b496~"5nh0h:6`=fc821<=z,;kh6?5;n0:5?6=3k:1<7=50;2x 7gd2j;0D?m<;h3f2?6=3`;oi7>5;n056?6=3ty:hk4?:3y]5a`<590:hh5rs362>5<5s4:1>;<4^3;2?xu5<;0;6?uQ2`f895<6m?1vqo{%0ee?e13t.9mn4=2b9Yg7<5sj0o6pg>dg83>>o5il0;6)<88;0a0>h5?>0m76g=b783>!40038i86`=768f?>o5j>0;6)<88;0a0>h5?>0o76g=b983>!40038i86`=768`?>o5j00;6)<88;0a0>h5?>0i76g=b`83>!40038i86`=768b?>o5jk0;6)<88;0a0>h5?>0276g=bb83>!40038i86`=768;?>o5jm0;6)<88;0a0>h5?>0<76g=bd83>!40038i86`=7685?>o5io0;6)<88;0a0>h5?>0>76g=b183>!40038i86`=7687?>o5j80;6)<88;0a0>h5?>0876g=b383>!40038i86`=7681?>o5j:0;6)<88;0a0>h5?>0:76g=b483>!40038i86`=7683?>i51;0;6)<88;0:<>h5?>0m76a=9`83>!40038246`=768f?>i51k0;6)<88;0:<>h5?>0o76a=9b83>!40038246`=768`?>i51m0;6)<88;0:<>h5?>0i76a=9d83>!40038246`=768b?>i51o0;6)<88;0:<>h5?>0276a=a183>!40038246`=768;?>i5i80;6)<88;0:<>h5?>0<76a=a383>!40038246`=7685?>i51:0;6)<88;0:<>h5?>0>76a=9583>!40038246`=7687?>i51<0;6)<88;0:<>h5?>0876a=9783>!40038246`=7681?>i51>0;6)<88;0:<>h5?>0:76a=9883>!40038246`=7683?>d729086=4?{%0bg?e63A8h?6g>e783>>o6ll0;66a=6383>>{e93:1?7>50z&1ef5f1d494?=n9mo1<75`27094?=zjl0;6>4?:1y'6de=k81C>n=4i0g5>5<5<6=4<:183!4fk3i:7E5}#:hi1o<5G2b18m4c12900e5<7s-8jo7m>;I0`7>o6m?0;66g>dd83>>i5>;0;66sm2983>6<729q/>lm5c09K6f55<5<4290;w)e783>>o6ll0;66a=6383>>{e:3:1?7>50z&1ef5f1d494?=n9mo1<75`27094?=zj:0;6>4?:1y'6de=k81C>n=4i0g5>5<5<1<7=50;2x 7gd2j;0D?m<;h3f2?6=3`;oi7>5;n056?6=3th>6=4<:183!4fk3i:7E53;294~"5ij0h=6F=c29j5`0=831b=ik50;9l634=831vn54?:283>5}#:hi1o<5G2b18m4c12900edd9>5?7cm27n64bb34;m64bb348364bb348j64bb3481=ik4=282``=:<3;oi63::0ff?80=9mo0154>dd9~w7262909w0>52708Z7?53ty98?4?:3y]6dc<590:i;5rs36g>5<5s4;1>;<4^3;b?xu5=10;6?uQ2c4894<6m?1v?;m:1818c=:?80R?7m;|q11f<72;qU>o94=d82a3=z{;?o6=4={<36>7053W82o6s|24g94?4|V;h370?::0g5?xu5=o0;6?u21g8127=Y:0n0q~<90;296~X5j016=k4>e79~w7242909w0<8:341?[4>m2wx>9:50;0xZ7df348<654=639]6<`52z\1fg=::10:i;5rs364>5<5s4826?8=;_0b4>{t:=21<728o=7p}=4883>7}::h09:?5Q2`38yv43i3:1>vP=be9>6d<6m?1v?:m:1818572;<97S4c13ty98h4?:3y>6?41:2T95>5rs36e>5<5sW8jj63=:0g5?xu5=90;6?u23;056>X51=1v?;>:181[4e82786;328o=7p}=5583>7}:=38=>6P=979~w7322909wS4c13ty99;4?:3y>2?41:2T95:5rs374>5<5sW8i?639:0g5?xu5=00;6?u28;056>X5101v?;n:181[4e=27361zN1g0<6sA8:h6sC2b496~"5nh0h:6`=fc84a>{#:hi1>?j4igd94?=n99:1<75f11394?=n9981<75f11194?=n99>1<75f11794?=n99<1<75`5c83>>o68>0;66g>0983>>o6800;66g>0`83>>o68k0;66g>0b83>>o68m0;66g>0d83>>d0n3:1=<4>3;00!4fk3=m7dhi:188m4602900e<>?:188m46?2900e<>>:188m46>2900e<>=:188m46f2900e<><:188m46e2900e<>;:188m46d2900e<>::188m46c2900e<>9:188m46b2900c8l50;9a2a<72:0;6=u+2`a90a=O:j90ee683>>o6m10;66a=6383>>{e?90;6>4?:1y'6de=n=4i0g4>5<5<o7E5}#:hi18i5G2b18m4c02900e5<7s-8jo7:k;I0`7>o6m>0;66g>e983>>i5>;0;66sm7983>6<729q/>lm54e9K6f55<5<4290;w)e683>>o6m10;66a=6383>>{e=l0;6>4?:1y'6de=n=4i0g4>5<5<o7E5}#:hi18i5G2b18m4c02900e5<7s-8jo7:k;I0`7>o6m>0;66g>e983>>i5>;0;66sm6783>6<729q/>lm54e9K6f55<5<4290;w)50z&1ef<5?81C>n=4i0g4>5<5<5<5<5<53z\242=:>m0:i5526d82a2=z{8:;6=4<{_334>;083;n;6382;3f<>{t9921<7=t^02;?81728o3709=:0g4?xu6880;6>uQ1138922=9l=01:851d:8yv7713:1?vP>089>31<6m116;;4>e69~w4652908wS??2:?4n;<5;>4c?34=j6o1=h64}r33f?6=;rT:5<4sW;;863:e;3f3>;183;n46s|11a94?5|V8:h70;j:0g;?80728o<7p}>0483>6}Y99?01;<51d58932=9l20q~??d;297~X68m16:?4>e99>21<6m>1v<>9:180[77>27=:7?j7:?54c03ty>n7>52z\6f>;1k38=>6s|5b83>7}:>m09:?526`82a2=z{5<5s4=;6?8=;<4b>4c>3ty<=7>52z?46?41:27=m7?ja:p36<72;q6;94=639>2d<6mk1v:;50;0x920=:?801;o51da8yv102909w097:341?80f28oo7p}89;296~;0i38=>639a;3fa>{t?k0;6?u27b8127=:>k0:i:5rs6f94?4|5>o1>;<4=7`95`>7053427<5>;16:o4>ec9~w35=838p1;:5270893d=9li0q~8::1818012;<9708m:0gg?xu1?3:1>v398;056>;1j3;ni6s|6883>7}:>h09:?526b82a2=z{?k1<7009~w4652909wS??2:?4b?77:2wx===50;0xZ46434=m6<><;|q241<72;qU==:4=6d955252z\240=:?o0:<85rs025>5<5sW;;:638f;332>{t=k0;6?uQ5c9>3c<2j2wx==950;0xZ46034=m6<>8;|q24=<72;qU==64=6d955>52z\24<=:?o0:<45rs02b>5<5sW;;m638f;33e>{t99h1<70b83>7}Y99i01:h511a8yv77l3:1>vP>0e9>3c<68m1v<>j:181[77m27>oam3:17b<61;29?g4dn3:1?7=55z&1ef<5ko1bji4?::kea?6=3f82=7>5;c0`g?6=;3:1N5k:1b=h950;9j5`>=831d>;<50;9~f7ec29086=4?{%0bg?2c3A8h?6g>e683>>o6m10;66a=6383>>{e:jo1<7=50;2x 7gd2;<87E4c03tymi7>53z\ea>;5kj0:i:522bf95`>52z\1=4=::jo1>;<4}r0`f?6=:r79on4=639>6fc=9l=0q~52z\e`>;5ko0mh6s|fd83>7}Ynl16>nh5fd9~w7?62909wS<61:?1gc<5181vqo7=:180>7<3s-8jo77=;n:e>5<>d>83:1?7>50z&1ef<3l2B9o>5f1d594?=n9l21<75`27094?=zj0;1<7=50;2x 7gd2;<87E51d589<7=9l=0q~67:181[>?343;629086=4?{%0bg?2c3A8h?6g>e683>>o6m10;66a=6383>>{e1h0;6>4?:1y'6de=:?90D?m<;h3f3?6=3`;n47>5;n056?6=3ty247>52z\:<>;>i38=>6s|8e83>6}Y0m16544>e69>=d<6m>1v5750;0xZ=?<5031=h64}r;:>5<5s4326?8=;<;b>4c?3twim:4?:281>1}#:hi1m:5`a583>>o?l3:17d6m:188fd3=8391<7>t$3c`>1b<@;i87d?j7;29?l7b03:17b<92;29?xdf>3:1?7>50z&1ef<5>:1C>n=4i0g4>5<5<;<4=`495`>4g|,;kh6<7>;n3;4?6=3`2?6=44i5094?=n9:;1<75f12794?=n9jn1<75f1bd94?=n0<0;66g>4083>>o6l80;66g>5683>>o6l<0;66g>7`83>>o6l>0;66l>8483>0<729q/>lm527c8L7e43`;n;7>5;h3f5;h3fe?6=3f8=>7>5;|`2<3<72:0;6=u+2`a90a=O:j90e50z&1ef<5>:1C>n=4i0g4>5<5<53;294~"5ij0?h6F=c29j5`1=831b=h650;9l634=831vn<6n:184>5<7s-8jo7<9f:J1g6=n9l=1<75f1d:94?=n9l31<75f1dc94?=n9lh1<75f1da94?=h:?81<75rb0:a>5<4290;w)t$3c`>70f3A8h?6g>e683>>o6m10;66g>e883>>o6mh0;66a=6383>>{e91o1<7=50;2x 7gd2=n0D?m<;h3f3?6=3`;n47>5;n056?6=3th:4k4?:283>5}#:hi1>;=4H3a0?l7b?3:17d?j8;29?j41:3:17pl>9183>6<729q/>lm54b9K6f55<50z&1ef<3k2B9o>5f1d594?=n9l21<75`27094?=zj82?6=4<:183!4fk38=?6F=c29j5`1=831b=h650;9l634=831v<6?:181[7?827:494=639~w=2=839pR5:4=0:;>4c034;3?7?j7:p07<72e99~w4562908wS?<1:?2<0<6m>16=5j51d58yv74=3:1?vP>349>5=3=9l201<6k:0g;?xu6km0;6>uQ1bf894>228o270?7d;3f=>{t9jl1<7=t^0ae?87?=3;nm63>8e82ad=z{1?1<7=t^97894>e28o<70?60;3f3>{t9=;1<7{t9<=1<770?7a;3fe>{t9>k1<7{t91;1<770534;3:7?j8:p617=838p1<69:341?87??3;n;6s|25094?4|582<6?8=;<3;9j50;0x94>?2;<970?74;3f3>{t9131<770534;3n7?j8:p60>=838p1<6m:341?87?:3;n;6s|19a94?4|582o6?8=;<3;a?7b02wx>8l50;0x94>b2;<970?7f;3f3>{t:70534;2<7?j8:p60b=838p1<7?:341?87?:3;n46s|24g94?4|58296?8=;<3;7?7b02wx>8h50;0x94>42;<970?74;3f<>{zj8k86=4i:e82f~"5ij0:m>5`18094?=n0=0;66g;2;29?l7493:17d?<7;29?l7413:17d?ld;29?l7dn3:17d6::188m4262900e<;=:188m4302900e5f1d594?=n9l21<75f1d;94?=n9lk1<75f1d`94?=h:?81<75rb0;;>5<4290;w)t$3c`>7043A8h?6g>e683>>o6m10;66a=6383>>{e90k1<7=50;2x 7gd2=n0D?m<;h3f3?6=3`;n47>5;n056?6=3th:5n4?:683>5}#:hi1>;h4H3a0?l7b?3:17d?j8;29?l7b13:17d?ja;29?l7bj3:17d?jc;29?j41:3:17pl>9e83>6<729q/>lm54e9K6f55<50z&1ef<3l2B9o>5f1d594?=n9l21<75`27094?=zj8k:6=4<:183!4fk38=?6F=c29j5`1=831b=h650;9l634=831vn5<7s-8jo7:l;I0`7>o6m>0;66g>e983>>i5>;0;66sm18694?5=83:p(?ol:340?M4d;2c:i:4?::k2a=<722e9:?4?::a5<3=8391<7>t$3c`>1e<@;i87d?j7;29?l7b03:17b<92;29?xd61?0;6>4?:1y'6de=:?90D?m<;h3f3?6=3`;n47>5;n056?6=3ty:5?4?:3y]5<4<583=6?8=;|q;0?6=;rT3863>9`82a2=:90?1=h94}r61>5<2sW>970?68;3f3>;6100:i5521`295`1<58k:6?4=0;4>4c034;2j7?j7:p561=838pR<=8;<3:3?7b02wx=>750;1xZ45>34;2;7?j9:?2=c<6m11ve`9>5<`=9l30q~?lf;297~X6ko16=4951d`894?a28oj7p}75;297~X?=27:5i4>e69>5d4=9l=0q~?;1;296~X6<816=4m51d58yv72:3:1>vP>539>516=4m51d;8yv7c;3:1>vP>d29>5vP>d69>509:?5218:95`>52z?2==<5>;16=4751d58yv43:3:1>v3>988127=:90k1=h64}r07`?6=:r7:5l4=639>5<0=9l=0q~?6b;296~;61j09:?5218f95`>47>52z?2=a<5>;16=4:51d58yv7>m3:1>v3>9g8127=:9h:1=h64}r06f?6=:r7:m=4=639>5d7=9l=0q~<:c;296~;6i809:?521`095`>h7>52z?2e7<5>;16=4:51d:8yv42m3:1>v3>958127=:90?1=h64}r06b?6=:r7:584=639>5<0=9l20qpl>b483>a5}#:hi1>;84H3a0?l7b?3:17d?j8;29?l7b13:17b<92;29?xd6ih0;6>4?:1y'6de=n=4i0g4>5<5<53;294~"5ij09:>5G2b18m4c02900e5<1290;w)N5k:1b=h950;9j5`>=831b=h750;9j5`g=831b=hl50;9l634=831vn5<7s-8jo7:k;I0`7>o6m>0;66g>e983>>i5>;0;66sm1c394?2=83:p(?ol:345?M4d;2c:i:4?::k2a=<722c:i44?::m127<722wi=o<50;194?6|,;kh69j4H3a0?l7b?3:17d?j8;29?j41:3:17pl>b283>6<729q/>lm52718L7e43`;n;7>5;h3f7>5;|`2f1<72:0;6=u+2`a90f=O:j90e3:1?7>50z&1ef<5>:1C>n=4i0g4>5<5<53;294~"5ij0?o6F=c29j5`1=831b=h650;9l634=831vn5<7s-8jo7<93:J1g6=n9l=1<75f1d:94?=h:?81<75rs0c7>5<5sW;j863>a98127=z{1>1<7=t^96894gd28o<70?n7;3f3>{t<;0;68uQ439>5dg=9l=01b282a==z{8io6=4<{_3``>;6i00:i:521c395`>52z\27c=:9h31=h64}r3`b?6=;rT:ok521`;95`?<58h:6ag82a2=:9k>1=h94}r366?6=:rT:9?521`g95`1o7>52z\21f=:9ho1=h64}r3g1?6=:rT:h8521`g95`?52z\23d=:9ho1=ho4}r3g3?6=:rT:h:521`g95`d52z\2`f=:9k;1=h94}r3b1?6=:r7:m44=639>5dg=9l20q~<;1;296~;6ih09:?521``95`17>52z?2eg<5>;16=lm51d:8yv43l3:1>v3>ab8127=:9h21=h94}r3b`?6=:r7:mh4=639>5d`=9l20q~<:8;296~;6io09:?521`495`152z?2f4<5>;16=o<51d:8yv42j3:1>v3>b38127=:9k91=h94}r06g?6=:r7:n>4=639>5g2=9l20q~<:d;296~;6j=09:?521`495`>i7>52z?2e3<5>;16=l951d:8yv42n3:1>v3>a68127=:9h21=h64}|`2g=<728;1i7?j{%0bg?7d02e:n;4?::k;0?6=3`>96=44i010>5<5<>o6<:0;66g>d083>>o6=;0;66g>5683>>o6=j0;66g>d683>>o6lj0;66l>bb83>0<729q/>lm527c8L7e43`;n;7>5;h3f5;h3fe?6=3f8=>7>5;|`2fa<72:0;6=u+2`a90a=O:j90e50z&1ef<5>:1C>n=4i0g4>5<5<53;294~"5ij0?h6F=c29j5`1=831b=h650;9l634=831vn:180>5<7s-8jo7:k;I0`7>o6m>0;66g>e983>>i5>;0;66sm1b094?>=83:p(?ol:353?M4d;2c:i:4?::k2a=<722c:i44?::k2ad<722c:io4?::k2af<722c:ii4?::m127<722wi=n=50;194?6|,;kh69j4H3a0?l7b?3:17d?j8;29?j41:3:17pl>c483>0<729q/>lm527c8L7e43`;n;7>5;h3f5;h3fe?6=3f8=>7>5;|`2g3<72:0;6=u+2`a90a=O:j90e50z&1ef<5>:1C>n=4i0g4>5<5<53;294~"5ij0?o6F=c29j5`1=831b=h650;9l634=831vn5<7s-8jo7<93:J1g6=n9l=1<75f1d:94?=h:?81<75rb0`b>5<4290;w)t$3c`>7043A8h?6g>e683>>o6m10;66a=6383>>{t9k<1<76s|8583>6}Y0=16=oh51d5894df28o<7p};2;291~X3:27:ni4>e69>5gc=9l201;6k<0:i:5rs01:>5<4sW;8563>bb82a==:9j?1=h74}r30b?6=:rT:?k521ca95`?53z\2gc=:9ki1=ho4=0a6>4cf3ty397>53z\;1>;6k:0:i:521c:95`152z\204=:9j;1=h64}r:2>5<5sW2:70?l1;3f3>{t9=91<7{t9<81<7{t9{t9mi1<79?50;0x94dc2;<970?me;3f3>{t:=81<770534;ij7?j8:p61b=838p18650;0x94e52;<970?l3;3f<>{t:70534;i57?j7:p5f2=838p13;n46s|24a94?4|58i=6?8=;<3`3?7b?2wx>8j50;0x94e02;<970?m8;3f<>{t:70534;i57?j8:p60`=838p16<>s-8jo7?;7:m206<722c8n7>5;h62>5<>o3<3:17d:::188f423290>6=4?{%0bg?323A8h?6g>e683>>o6m10;66g>e883>>o6mh0;66a=6383>>{e9=?1<7=50;2x 7gd2=o0D?m<;h3f3?6=3`;n47>5;n056?6=3th:8;4?:283>5}#:hi18n5G2b18m4c02900e1=h94}r61>5<5sW>970?;4;3f<>{t<:0;6?uQ429>513=9l=0q~:;:181[2334;?87?j9:p00<72;qU885215795`>52z?201<5>;16=9851d58yv73=3:1>v3>448127=:9=<1=h64}|`20f<72>0864u+2`a951e36=44i2`94?=n<80;66g;2;29?l242900e9:50;9j00<722h:844?:483>5}#:hi19>5G2b18m4c02900e2900e5<4290;w)=838pR<:7;<37f?41:2wx?o4?:3y]7g=:9=31=h94}r62>5<5sW>:70?;9;3f<>{t<;0;6?uQ439>51?=9l30q~:<:181[2434;?57?ja:p01<72;qU895215c95`1>6=4={_66?873i3;n46s|15;94?4|58>26?8=;<37f?7b?2wx=9o50;0x942f2;<970?;b;3f<>{zj8?:6=48:28:!4fk3;>=6a>4e83>>o4j3:17d:>:188m14=831b8>4?::k70?6=3`>>6=44b06f>5<2290;w)t$3c`>1c<@;i87d?j7;29?l7b03:17b<92;29?xd6=90;6>4?:1y'6de=n=4i0g4>5<5<52z\20a=:9<:1>;<4}r1a>5<5sW9i70?;e;3fe>{t<80;6?uQ409>51c=9l30q~:=:181[2534;?i7?j7:p06<72;qU8>5215d95`1?6=4={_67?873m3;n46s|4483>7}Y<<16=9h51d:8yv73m3:1>v3>4d8127=:9<:1=h94}r37b?6=:r7:8k4=639>506=9l20qpl>5783>2<420q/>lm51448k4352900e>l50;9j04<722c?>7>5;h60>5<1<75f4483>>d6=:0;684?:1y'6de===1C>n=4i0g4>5<5<5<87>53;294~"5ij0?i6F=c29j5`1=831b=h650;9l634=831vn<;::180>5<7s-8jo7:l;I0`7>o6m>0;66g>e983>>i5>;0;66s|14094?4|V8?970?:5;056>{t;k0;6?uQ3c9>505=9l30q~:>:181[2634;>?7?j7:p07<72;qU8?5214195`>86=4={_60?872;3;nm6s|4583>7}Y<=16=8:51d58yv222909wS::;<360?7b02wx=8=50;0x94342;<970?:5;3f3>{t9<>1<770534;>97?j8:~f43e290<6>46{%0bg?72j2e:9:4?::k0f?6=3`>:6=44i5094?=n<:0;66g;4;29?l222900n<;7:186>5<7s-8jo7;;;I0`7>o6m>0;66g>e983>>o6m00;66g>e`83>>i5>;0;66sm14;94?5=83:p(?ol:5g8L7e43`;n;7>5;h3f7>5;|`21d<72:0;6=u+2`a90f=O:j90evP>569>50g=:?80q~=m:181[5e34;>47?j7:p04<72;qU8<5214:95`?96=4={_61?87203;n46s|4283>7}Y<:16=8651dc8yv232909wS:;;<36=?7b?2wx884?:3y]00=:9<31=h64}r3650g=9l=0q~?:9;296~;6=009:?5214c95`><}#:hi1=;>4o07`>5<>o3:3:17d:<:188m12=831b884?::`21a<72<0;6=u+2`a916=O:j90e50z&1ef<3m2B9o>5f1d594?=n9l21<75`27094?=zj8?m6=4<:183!4fk3>h7Ej7<92:p7g<72;qU?o5214f95`?:6=4={_62?872l3;n46s|4383>7}Y<;16=8j51d58yv242909wS:<;<36`?7bi2wx894?:3y]01=:95<5sW>>70?:e;3f<>{t970534;>j7?j7:p50c=838p1<;j:341?872n3;n46srb046>5<02:02w)i6>80;66g5;h66>5<6583>6<729q/>lm54b9K6f55<7}Y<816=;<51d58yv252909wS:=;<356?7b12wx8>4?:3y]06=:9?81=ho4}r67>5<5sW>?70?93;3f3>{t<<0;6?uQ449>535=9l20q~?92;296~;6>;09:?5217695`152z?226<5>;16=;:51d:8yxd6>h0;6:4<:8y'6de=9?k0c<89:188m6d=831b8<4?::k76?6=3`>86=44i5694?=n<<0;66l>6683>0<729q/>lm5559K6f55<5<N5k:1b=h950;9j5`>=831d>;<50;9~f40>29086=4?{%0bg?2d3A8h?6g>e683>>o6m10;66a=6383>>{t9?<1<76s|3c83>7}Y;k16=;951d58yv262909wS:>;<353?7b12wx8?4?:3y]07=:9?=1=h64}r60>5<5sW>870?98;3f3>{t<=0;6?uQ459>531=9lk0q~:::181[2234;=47?j8:p531=838p1<88:341?87113;n;6s|17:94?4|58<36?8=;<35=?7b02wvn<8i:184>6<>s-8jo7?9f:m22g<722c8n7>5;h62>5<>o3<3:17d:::188f40d290>6=4?{%0bg?333A8h?6g>e683>>o6m10;66g>e883>>o6mh0;66a=6383>>{e9?n1<7=50;2x 7gd2=o0D?m<;h3f3?6=3`;n47>5;n056?6=3th::h4?:283>5}#:hi18n5G2b18m4c02900ek16=;k52708yv5e2909wS=m;<35g?7b02wx8<4?:3y]04=:9?i1=h94}r61>5<5sW>970?9c;3f=>{t<:0;6?uQ429>53e=9lk0q~:;:181[2334;=h7?j7:p00<72;qU885217f95`>52z?22f<5>;16=;k51d58yv71l3:1>v3>6e8127=:9?o1=h64}|`231<72>0864u+2`a95225}#:hi19?5G2b18m4c02900e2900e5<4290;w);1=h64}r62>5<5sW>:70?81;3f3>{t<;0;6?uQ439>527=9l30q~:<:181[2434;<>7?j7:p01<72;qU895216395`g>6=4={_66?870:3;n46s|16394?4|58=:6?8=;<347?7b?2wx=:<50;0x94152;<970?83;3f<>{zj8=26=48:28:!4fk3;<56a>7483>>o4j3:17d:>:188m14=831b8>4?::k70?6=3`>>6=44b055>5<2290;w)t$3c`>1c<@;i87d?j7;29?l7b03:17b<92;29?xd6?10;6>4?:1y'6de=n=4i0g4>5<5<52z\230=:9>21>;<4}r1a>5<5sW9i70?86;3f=>{t<80;6?uQ409>520=9l=0q~:=:181[2534;<:7?j8:p06<72;qU8>5216495`g?6=4={_67?870?3;n;6s|4483>7}Y<<16=:951d:8yv70>3:1>v3>778127=:9>21=h94}r343?6=:r7:;:4=639>52>=9l20qpl>7d83>2<420q/>lm516g8k41f2900e>l50;9j04<722c?>7>5;h60>5<1<75f4483>>d6?k0;684?:1y'6de==:1C>n=4i0g4>5<5<5<53;294~"5ij0?i6F=c29j5`1=831b=h650;9l634=831vn<9k:180>5<7s-8jo7:l;I0`7>o6m>0;66g>e983>>i5>;0;66s|16c94?4|V8=j70?8d;056>{t;k0;6?uQ3c9>52d=9l30q~:>:181[2634;86=4={_60?870k3;n;6s|4583>7}Y<=16=:l51dc8yv222909wS::;<34g?7b02wx=:l50;0x941e2;<970?8d;3f3>{t9>i1<770534;4n{%0bg?4702e9<94?::k1=5<722c387>5;h3e`?6=3`2>6=44i3`e>5<=850;694?6|,;kh6?86;I0`7>o6m>0;66g>e983>>o6m00;66a=6383>>{e:9=1<7=50;2x 7gd2;<87E=:50;0xZ763348;;7<92:p6<6=838pR?7?;<031?7b?2wx494?:3y]<1=::9<1=h64}r3e`?6=:rT:ji5221495`16=4={_:6?847=3;n46s|2cd94?4|V;hm70{t:mk1<73;n56s|8183>7}Y0916>=;51d;8yv47=3:1>v3=048127=::9=1=h94}r032?6=:r79<;4=639>651=9l20qpln2;293?5=1r.9mn4n2:m:a?6=3`82<7>5;h:7>5<>d>n3:197>50z&1ef<5>h1C>n=4i0g4>5<5<5<o6m>0;66g>e983>>i5>;0;66s|9d83>7}Y1l16m<4=639~w7?72909wS<60:?:b?7b02wx494?:3y]<1=:i90:i:5rs9794?4|V1?014h51d58yv4en3:1>vP=bg9>=c<6mh1v?jn:181[4ci27j<7?j8:p<5<72;qU4=529g82a<=z{0l1<75<5s4k;6?8=;4c?3twimh4?:980>d}#:hi1mh5`a`83>>o5190;66g74;29?l>22900e5950;9j6g`=831b>io50;9j<5<722hjn7>55;294~"5ij09:l5G2b18m4c02900e2900e5<7s-8jo7<99:J1g6=n9l=1<75f1d:94?=n9l31<75`27094?=zjhn1<7=50;2x 7gd2;<87E5<5sW82<63nb;3f3>{t0=0;6?uQ859>ef<6m11v5;50;0xZ=3<5hi1=h94}r:4>5<5sW2<70om:0g;?xu5jo0;6?uQ2cd89dd=9lk0q~e89~w=6=838pR5>4=``95`?70534ko66>4?::k25g<722c:>84?::k262<722c:>44?::k26g<722c:>i4?::k25c<722c:>k4?::k264<722h:h54?:883>5}#:hi1>:?4H3a0?l7b?3:17d?j8;29?l7b13:17d?ja;29?l7bj3:17d?jc;29?l7bl3:17d?je;29?j41:3:17pl>d883>0<729q/>lm527c8L7e43`;n;7>5;h3f5;h3fe?6=3f8=>7>5;|`2`d<72:0;6=u+2`a9635<@;i87d?j7;29?l7b03:17b<92;29?xu6l>0;6?uQ1e5894bf2;<97p}>1483>7}Y98?010;6?uQ105894b?28o<7p}>2283>7}Y9;9012483>7}Y9;?010;6?uQ135894b?28oh7p}>2883>7}Y9;3012e83>7}Y9;n0128o27p}>2g83>7}Y9;l0128oj7p}>d983>7}:9m21>;<4=0fb>4c03ty:h44?:3y>5a?=:?8015;h67>5<5;h3f5;h3fe?6=3f8=>7>5;|`2bc<72:0;6=u+2`a90`=O:j90e50z&1ef<3k2B9o>5f1d594?=n9l21<75`27094?=z{8lo6=4={_3e`>;58909:?5rs2`94?4|V:h01vP;1:?2b`<6m>1v9<50;0xZ14<58ln6fg82a==z{=>1<7e`9~w4`b2909w0?ie;056>;5890:i:5rs0de>5<5s4;mj7<92:?145<6m11vqo50;9a6ae=83?1<7>t$3c`>04<@;i87d?j7;29?l7b03:17d?j9;29?l7bi3:17b<92;29?xd5lm0;684?:1y'6de==?1C>n=4i0g4>5<5<5<53;294~"5ij0?o6F=c29j5`1=831b=h650;9l634=831v?jm:181[4cj279hh4=639~w61=838pR>94=3fg>4c03ty847>52z\0<>;5lm0:i55rs2;94?4|V:301?jk:0g:?xu4i3:1>vP1v>m50;0xZ6e<5;no6e`9~w7bd2909w0;5ll0:i:5rs3fg>5<5s48oh7<92:?1``<6m11vqo:n:181>5<7s-8jo7<>c:J1g6=n9l<1<75`27094?=zj;2n6=4::183!4fk38=o6F=c29j5`1=831b=h650;9j5`?=831b=ho50;9l634=831vn??6:186>5<7s-8jo7<9b:J1g6=n9l=1<75f1d:94?=n9l31<75f1dc94?=h:?81<75rb3g0>5<3290;w)N5k:1b=h950;9j5`>=831b=h750;9l634=831vn?k7:187>5<7s-8jo7<97:J1g6=n9l=1<75f1d:94?=n9l31<75`27094?=zj;oj6=4<:183!4fk3>h7E<50;494?6|,;kh68o4H3a0?l7b?3:17d?j8;29?l7b13:17d?ja;29?l7bj3:17b<92;29?xd6;=0;6;4?:1y'6de==01C>n=4i0g4>5<5<5<3:1N5k:1b=h950;9j5`>=831b=h750;9j5`g=831b=hl50;9l634=831vn<=7:185>5<7s-8jo7;7;I0`7>o6m>0;66g>e983>>o6m00;66g>e`83>>o6mk0;66a=6383>>{e9:k1<7850;2x 7gd2<20D?m<;h3f3?6=3`;n47>5;h3f=?6=3`;nm7>5;h3ff?6=3f8=>7>5;|`27f<72?0;6=u+2`a912=O:j90e;6=49:183!4fk3?<7Et$3c`>7063A8h?6g>e683>>o6m10;66g>e883>>o6mh0;66g>ec83>>o6mj0;66a=6383>>{e:l;1<7:50;2x 7gd2=l0D?m<;h3f3?6=3`;n47>5;h3f=?6=3f8=>7>5;|`:2?6=>3:15<7s-8jo7;7;I0`7>o6m>0;66g>e983>>o6m00;66g>e`83>>o6mk0;66a=6383>>{e9ji1<7;50;2x 7gd2;o6m>0;66g>e983>>i5>;0;66sm10494?5=83:p(?ol:5a8L7e43`;n;7>5;h3f7>5;|`25=<72:0;6=u+2`a90a=O:j90e50z&1ef<3l2B9o>5f1d594?=n9l21<75`27094?=zj8;h6=4<:183!4fk3>h7E4?:1y'6de=n=4i0g4>5<5<7>53;294~"5ij0?o6F=c29j5`1=831b=h650;9l634=831vn5<7s-8jo7<80:J1g6=n9l=1<75f1d:94?=n9l31<75f1dc94?=n9lh1<75f1da94?=n9ln1<75`27094?=zj8n96=4<:183!4fk38=?6F=c29j5`1=831b=h650;9l634=831vn5<7s-8jo7<96:J1g6=n9l=1<75f1d:94?=n9l31<75`27094?=zj8n=6=4<:183!4fk38=?6F=c29j5`1=831b=h650;9l634=831vn<<;:187>5<7s-8jo7;?;I0`7>o6m>0;66g>e983>>o6m00;66a=6383>>{e9;<1<7;50;2x 7gd25;h3f=?6=3`;nm7>5;n056?6=3th:>54?:283>5}#:hi18n5G2b18m4c02900e1<7>t$3c`>07<@;i87d?j7;29?l7b03:17d?j9;29?j41:3:17pl>3183>0<729q/>lm5549K6f55<5<50z&1ef<5>>1C>n=4i0g4>5<5<5<;<50;9~ft$3c`>77d3A8h?6g>e783>>i5>;0;66sma883>7<729q/>lm520a8L7e43`;n:7>5;n056?6=3th:ol4?:383>5}#:hi1>3:17b<92;29?xd5990;6?4?:1y'6de=:8i0D?m<;h3f2?6=3f8=>7>5;|`14f<72;0;6=u+2`a964e<@;i87d?j6;29?j41:3:17pl=0e83>7<729q/>lm520a8L7e43`;n:7>5;n056?6=3tyo;7>53z\g3>;6n:0n=63=d481=1=#:h21ho5a2`590>{tl10;6>uQd99>5c5=m;16>i;52878 7g?2mh0b?o8:29~wa?=839pRi74=0d0>`5<5;n>6?79;%0b5<4sWnj70?i3;g7?84c=382;6*=a98gf>h5i>0:7p}kc;297~Xck27:j>4j6:?1`0<5101/>l65dc9m6d1=82wx=k>50;0xZ67h5i>0:7p}>f383>7}Y;;1U=k<4$3c;>4`63g8j;7>4}r10>5<5sW9870"5i108j6`=a68a?xu4<3:1>vP<4:?14a<6m?1/>l653g9m6d1=i2wxh84?:3y]`0=::m?1>4<4$3c;>ad6s|3683>6}Y;>16>>h5fg9>6a`=;>1/>l653g9m6d1=?2wxhk4?:3y]`c=::m?1>4l4$3c;>ad52z\f5>;5l<095n5+2`:9`g=i:h=1o6s|3c83>4c|V:h01<:8:2`8942d2:h01<;>:2`894312:h01<;m:2`894072:h01<8::2`8940f2:h01<8i:2`894132:h01<96:2`8941b2:h01?>>:2`8945528o<70?<4;3ff>;6;?0:i55212:95`d<589j6e99>516=9lk01<:=:0g4?8>b28o270?>a;3f3>;69l0:i:5213695`1<588=6e89'6d>=;o1e>l95179~w16=839pR9>4=31e>461348oj7:?;%0b4}r1:>5<4sW9270<;5lo0856*=a980b>h5i>0>7p}j2;296~Xb:279h84=9e9'6d>=lk1e>l95b:p04<728npR9?4=064>17<58>h69?4=072>17<58?=69?4=07a>17<58<;69?4=046>17<5817<58=?69?4=05:>17<58=n69?4=322>17<58996ec9>56>=9lk01<=n:0g;?874k3;n563>3d82ad=:9=:1=h74=061>4c?34;:47?j7:?25`<6m116=?>51d:8944128o370?=c;3f3>;6;90:il5+2`:97c=i:h=1=85rs2c94?5|V:k01?=i:021?84cn39j7)0q~k<:181[c4348o97<6e:&1e=>18?5216;907=:9>o18?52213907=:9=81=h74=9g95`d<588?654>e99>57g=9l301<h5i>0:86s|e583>7}Ym=16>i;528d8 7g?2mh0b?o8:89~w15=838;wS:<;<373?2434;?o7:<;<365?2434;>:7:<;<36f?2434;=<7:<;<351?2434;=m7:<;<35b?2434;<87:<;<34=?2434;7?j9:?271<6m>16=>851d58945?28o370?;6;j0:i55212g95`d<58>;6;6:h0:i55213a95`><588n6l>4$3c;>ad?70?;7;67?873k3>?70?:1;67?872>3>?70?:b;67?87183>?70?95;67?871i3>?70?9f;67?870<3>?70?89;67?870m3>?703582a<=:9:<1=h74=01;>4c034;8m7?j7:?27f<6mk16=>k51d58942728o370?;2;3ff>;?m3;n463>1782a2=:9821=h64=03b>4c?34;9>7?j8:?261<6m016=?o51d58945728o<7)4k5:?1`0<5i81/>l65dc9m6d1=?2wx884?:0axZ13<58><69;4=06`>13<58?:69;4=075>13<58?i69;4=043>13<58<>69;4=04b>13<5813<58=269;4=05f>13<5;::69;4=011>4ce34;887?ja:?273<6mh16=>651d;8945f28o270?;6;l0:i45215295`1<58>964cf34;:o7?j7:?265<6m>16=?<51d58944?28o<7)4kd:?1`0<5i;1/>l65dc9m6d1=>2wx=hh50;0xZ1>h5i>097p}k6;297~Xc>27:j>4kf:?1`0<51:1/>l65dc9m6d1==2wxo84?:3y]g0=::=:1ji5rs9294?d|V1:015<52`c89=5=l;16>=65819>e7e89>=3<6mk16=nm51dc8977528o37p}ic;296~Xak27mo7<61:p6g`=83?pR?li;<0374me:?14`<5ik16>l;52``897>b28o<70<>9;3f3>{tk90;6>uQc19>6`5=9l=01?k7:0g4?xu?93:1>vP71:?2g=4>50;cxZ7?7348;47<60:?b6?4>827ji7<60:?1<`<6m016><751dc897cf28o<7079:0g:?87dk3;n;63=1382a<=z{j>1<7v372;04=>;5mh0:i55rs`694?4|5h91h952a68b0>{t:131<77}:1>0o8636b;;;?xu59<0;6?uQ207897702;=27p}7f;296~;?k3n?707=:9d8yv47<3:1>v3=098141=::991=h84}r0264?=:?80q~5o52``897732;ki70<7e;056>{t:981<7=t=0d0>a5<5;k>6i=4=320>7053ty:=84?:2y>5ad=98?01e99~w47>2909w0?>a;056>;6l90:i45rs5;94?c|5181h?521g19`7=::1k1h?522059`7=:0j0o>6367;f1?8g42m801??;:e08946a2m801?jn:e0897c22m801?>j:e0897g22m8019o52708yv76j3:1?v3>dc825g=:98i1>;<4=0f3>4cf3ty:=i4?:3y>54c=:?801u21e`954`<588;6?8=;<3g4?7bk2wx=?750;0x94be288270?=a;056>{t9;;1<7=t=0fa>44634;9>7<92:?2`5<6mm1v<2b8127=z{8886=4={<3gf?75;27:>94=639~w44c2909w0?kb;31`>;6:l09:?5rs006>5<5s4;on7?=5:?263<5>;1v<318127=z{88<6=4={<3gf?75?27:>54=639~w76a2909w06s|20194?4|V;;870<>4;04=>{t0m0;69u2938;`>;>j32o70o8:9f89=c=:?80q~<5;;26e`6s|12394?5|583:6<=>;<3b7?74927:??4=639~w4542909w0?l8;307>;6;=09:?5rs016>5<5s4;2=7?<5:?273<5>;1v<=8:18087f;3;8;63>398127=:9mn1=h64}r30=?6=;r7:m>4>389>5f>=9:301<=n:341?xu6;k0;6?u212a9634<58in6:70?l8;375>;6<;09:?5rs01g>5<5s4;8i7<92:?2g`<6m11v9l50;0x97272;3:70:n:0g5?xu6<:0;6?u21b:9515<58><6<:<;|q20=<72;q6=9m515:894b528o<7p}>3g83>1}:9k?1=>h4=0a;>45a34;?<7<92:?2`a<6m>1v<:k:18187293;?h63>d382a==z{8?96=4;{<3b7?72:27:n84>539>5f>=9<801<;9:071?xu6=>0;69u21839501<58k86<;8;<3`569~w4172909w0?84;344>;6l?0:i:5rs07`>5<4s4;i97?:c:?2g=<6=j16=;>514a8yv70=3:1>v3>788230=:9m<1=h64}r355?6=:r7::84>609>5a2=9l=0q~?8a;297~;6180:;l521c7952g<58=n6<9n;|q223<72;q6=;o5174894b328o37p}>6c83>7}:9?l1=;l4=0f7>4c>3ty:o44?:3y>55`=l:16=no52708yv4?j3:1>v3=8`8g0>;50j09:?5rs0dg>5<5s48;47?id:?144<6nm1v?>j:180846<3n?70;50j0:i;5rs3g5>5<5s488j7;m;<0fe7<>m272h7?j6:p6`?=838p1?j::0fe?84bi38=>6s|1b`94?4|58ih6?8=;<3`e?7b>2wx=nj50;6x94?628io70?n3;3``>;6j<0:oi521bg963455z?2=4<6ko16=l=51bd894d228im70?l8;3`b>;6l909:?5rs0f2>5<4s4;2=7?k1:?2g=<6l816=i<52708yv7c;3:1>v3>a282`6=:9m>1>;<4}r3g1?6=d49>5d5=9m?0138=>6s|1e594?3|583:6d69>5f>=9m=01u21c795ae<58i36il50;0x97ba2;ni70{t:mk1<79t=909`1=::mk1>:74=32;>7bf34k96?jn;7bf343=6e66?on;<0f9<50;dx97e02;=?70;5l<09mk522e796gc<5;n>6?lk;<0g1?4ek279h84=bc9>6a3=:kk01?j::3`:?84c=38i463=d481f2=::m?1>o84=3f6>7gb3ty9=74=32`>7053-8j47;59>0o863=0d8g0>;5i<0o863ic;0b`>;ak3;oj6*=a981<2=i:h=1=6s|19294?4|58:m6h?4=0;2>4>73-8j47?8f:l1e2<73ty:5?4?:3y>55`=lo16=l=51808 7g?28=m7cv3>0g8g`>;6j<0:m95+2`:952`5<5s4;;j7j:;<3`2.9m54>7g9m6d1=;2wx4o4?:2y>e6<5?0164>4kf:?b3?>e3-8j476n;o0b3?671>34286ij4=8`9<<=#:h214l5a2`595>{t010;6>u28b813<=:0:0o96362;:;?!4f032j7cv3=a4813<=::l21=h74$3c;>7g33g8j;7?4}r320?6=:r7:6a3=:k?0(?o7:030?k4f?3:0q~?>2;296~;68o09;i522e796g5<,;k3652z?24c<5?k16>i;52c08 7g?28;87cv3>0g813d=::m?1>o?4$3c;>4743g8j;7=4}r:4>5<4s4286?9k;=1<5;o:613g8j;7>4}r:6>5<>s4286?9m;<3:5?>234;j?76:;<3a1?>234;h476:;<03234k965;4=`g9<0=::l;1=h64$3c;>=0:o4=0;2>=2<58k865:4=0`6>=2<58i365:4=32;>=2<5h814952ad8;0>;5m80:i:529782a==#:h214;5a2`596>{t9oi1<77>33488j7??e:&1e=<6nk1e>l950:p5cg=838p1;<00b?77k2.9m54>fc9m6d1=:2wx=k650;0x94`42;2;70<"5i10:jo5a2`597>{t9o=1<771a3488j7??a:&1e=<6nk1e>l954:p5c0=838p1fc9m6d1=>2wx=k:50;0x94`42;=j70<"5i10:jo5a2`593>{zutwKLNum908gbd53:kivLMLt0|BCT~{GH \ No newline at end of file diff --git a/Logic/LAN_IDE/LAN_IDE_CP.pad b/Logic/LAN_IDE/LAN_IDE_CP.pad new file mode 100644 index 0000000..f028475 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.pad @@ -0,0 +1,173 @@ +Release 8.1i - Fit P.68d +Copyright(c) 1995-2003 Xilinx Inc. All rights reserved + +12-15-2016 7:48PM + +NOTE: This file is designed to be imported into a spreadsheet program +such as Microsoft Excel for viewing, printing and sorting. The pipe '|' +character is used as the data field separator. +This file is also designed to support parsing. + +Input file: LAN_IDE_CP.ngd +output file: LAN_IDE_CP.pad +Part type: xc95144xl +Speed grade: -10 +Package: tq144 + +Pinout by Pin Number: + +-----|-----|-----|-----|-----|-----|-----|-----|-----|-----| +Pin Number|Signal Name|Pin Usage|Pin Name|Direction|IO Standard|IO Bank Number|{blank}|Slew Rate|Termination|{blank}|Voltage|Constraint| +P1|VCC||VCCIO|||||||||| +P2|D<0>|O|I/O/GTS3|OUTPUT||||||||| +P3|TIE||I/O/GTS4|||||||||| +P4|TIE||I/O|||||||||| +P5|TIE||I/O/GTS1|||||||||| +P6|TIE||I/O/GTS2|||||||||| +P7|TIE||I/O|||||||||| +P8|VCC||VCCINT|||||||||| +P9|TIE||I/O|||||||||| +P10|TIE||I/O|||||||||| +P11|TIE||I/O|||||||||| +P12|TIE||I/O|||||||||| +P13|TIE||I/O|||||||||| +P14|D<6>|O|I/O|OUTPUT||||||||| +P15|D<3>|O|I/O|OUTPUT||||||||| +P16|D<7>|O|I/O|OUTPUT||||||||| +P17|D<1>|O|I/O|OUTPUT||||||||| +P18|GND||GND|||||||||| +P19|D<8>|I/O|I/O|BIDIR||||||||| +P20|D<5>|O|I/O|OUTPUT||||||||| +P21|D<4>|O|I/O|OUTPUT||||||||| +P22|IDE_CS<0>|O|I/O|OUTPUT||||||||| +P23|IDE_CS<1>|O|I/O|OUTPUT||||||||| +P24|IDE_A<0>|O|I/O|OUTPUT||||||||| +P25|IDE_A<2>|O|I/O|OUTPUT||||||||| +P26|IDE_A<1>|O|I/O|OUTPUT||||||||| +P27|IDE_R|O|I/O|OUTPUT||||||||| +P28|IDE_W|O|I/O|OUTPUT||||||||| +P29|GND||GND|||||||||| +P30|TIE||I/O/GCK1|||||||||| +P31|TIE||I/O|||||||||| +P32|TIE||I/O/GCK2|||||||||| +P33|TIE||I/O|||||||||| +P34|TIE||I/O|||||||||| +P35|ROM_OE|O|I/O|OUTPUT||||||||| +P36|GND||GND|||||||||| +P37|VCC||VCCIO|||||||||| +P38|TIE||I/O/GCK3|||||||||| +P39|D<2>|O|I/O|OUTPUT||||||||| +P40|D<9>|I/O|I/O|BIDIR||||||||| +P41|D<10>|I/O|I/O|BIDIR||||||||| +P42|VCC||VCCINT|||||||||| +P43|D<11>|I/O|I/O|BIDIR||||||||| +P44|D<12>|I/O|I/O|BIDIR||||||||| +P45|D<13>|I/O|I/O|BIDIR||||||||| +P46|D<14>|I/O|I/O|BIDIR||||||||| +P47|GND||GND|||||||||| +P48|D<15>|I/O|I/O|BIDIR||||||||| +P49|A<5>|I|I/O|INPUT||||||||| +P50|A<4>|I|I/O|INPUT||||||||| +P51|A<6>|I|I/O|INPUT||||||||| +P52|A<3>|I|I/O|INPUT||||||||| +P53|TIE||I/O|||||||||| +P54|A<2>|I|I/O|INPUT||||||||| +P55|VCC||VCCIO|||||||||| +P56|TIE||I/O|||||||||| +P57|A<1>|I|I/O|INPUT||||||||| +P58|A<9>|I|I/O|INPUT||||||||| +P59|A<10>|I|I/O|INPUT||||||||| +P60|A<11>|I|I/O|INPUT||||||||| +P61|A<12>|I|I/O|INPUT||||||||| +P62|GND||GND|||||||||| +P63|TDI||TDI|||||||||| +P64|A<13>|I|I/O|INPUT||||||||| +P65|TMS||TMS|||||||||| +P66|TIE||I/O|||||||||| +P67|TCK||TCK|||||||||| +P68|ROM_B<0>|O|I/O|OUTPUT||||||||| +P69|ROM_B<1>|O|I/O|OUTPUT||||||||| +P70|TIE||I/O|||||||||| +P71|TIE||I/O|||||||||| +P72|GND||GND|||||||||| +P73|VCC||VCCIO|||||||||| +P74|TIE||I/O|||||||||| +P75|AUTOBOOT_OFF|I|I/O|INPUT||||||||| +P76|TIE||I/O|||||||||| +P77|TIE||I/O|||||||||| +P78|TIE||I/O|||||||||| +P79|TIE||I/O|||||||||| +P80|AS|I|I/O|INPUT||||||||| +P81|UDS|I|I/O|INPUT||||||||| +P82|TIE||I/O|||||||||| +P83|RW|I|I/O|INPUT||||||||| +P84|VCC||VCCINT|||||||||| +P85|DTACK|O|I/O|OUTPUT||||||||| +P86|A<23>|I|I/O|INPUT||||||||| +P87|A<22>|I|I/O|INPUT||||||||| +P88|A<21>|I|I/O|INPUT||||||||| +P89|GND||GND|||||||||| +P90|GND||GND|||||||||| +P91|A<20>|I|I/O|INPUT||||||||| +P92|A<19>|I|I/O|INPUT||||||||| +P93|TIE||I/O|||||||||| +P94|A<18>|I|I/O|INPUT||||||||| +P95|A<17>|I|I/O|INPUT||||||||| +P96|TIE||I/O|||||||||| +P97|A<16>|I|I/O|INPUT||||||||| +P98|BERR|I|I/O|INPUT||||||||| +P99|GND||GND|||||||||| +P100|TIE||I/O|||||||||| +P101|TIE||I/O|||||||||| +P102|C3|I|I/O|INPUT||||||||| +P103|C1|I|I/O|INPUT||||||||| +P104|TIE||I/O|||||||||| +P105|TIE||I/O|||||||||| +P106|TIE||I/O|||||||||| +P107|TIE||I/O|||||||||| +P108|GND||GND|||||||||| +P109|VCC||VCCIO|||||||||| +P110|TIE||I/O|||||||||| +P111|TIE||I/O|||||||||| +P112|TIE||I/O|||||||||| +P113|TIE||I/O|||||||||| +P114|GND||GND|||||||||| +P115|TIE||I/O|||||||||| +P116|TIE||I/O|||||||||| +P117|TIE||I/O|||||||||| +P118|TIE||I/O|||||||||| +P119|TIE||I/O|||||||||| +P120|TIE||I/O|||||||||| +P121|TIE||I/O|||||||||| +P122|TDO||TDO|||||||||| +P123|GND||GND|||||||||| +P124|TIE||I/O|||||||||| +P125|TIE||I/O|||||||||| +P126|TIE||I/O|||||||||| +P127|VCC||VCCIO|||||||||| +P128|TIE||I/O|||||||||| +P129|TIE||I/O|||||||||| +P130|TIE||I/O|||||||||| +P131|TIE||I/O|||||||||| +P132|TIE||I/O|||||||||| +P133|TIE||I/O|||||||||| +P134|TIE||I/O|||||||||| +P135|TIE||I/O|||||||||| +P136|TIE||I/O|||||||||| +P137|TIE||I/O|||||||||| +P138|TIE||I/O|||||||||| +P139|TIE||I/O|||||||||| +P140|TIE||I/O|||||||||| +P141|VCC||VCCINT|||||||||| +P142|TIE||I/O|||||||||| +P143|RESET|GSR/I|I/O/GSR|||||||||| +P144|GND||GND|||||||||| + +To preserve the pinout above for future design iterations in +Project Navigator simply execute the (Lock Pins) process +located under the (Implement Design) process in a toolbox named +(Optional Implementation Tools) or invoke PIN2UCF from the +command line. The location constraints will be written into your +specified UCF file + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP.pnx b/Logic/LAN_IDE/LAN_IDE_CP.pnx new file mode 100644 index 0000000..08cda4f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.pnx @@ -0,0 +1,18 @@ + + + + + + +]> + diff --git a/Logic/LAN_IDE/LAN_IDE_CP.prj b/Logic/LAN_IDE/LAN_IDE_CP.prj new file mode 100644 index 0000000..3370765 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.prj @@ -0,0 +1 @@ +vhdl work "LAN_IDE_CP.vhd" diff --git a/Logic/LAN_IDE/LAN_IDE_CP.rpt b/Logic/LAN_IDE/LAN_IDE_CP.rpt new file mode 100644 index 0000000..159d140 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.rpt @@ -0,0 +1,1167 @@ + +cpldfit: version P.68d Xilinx Inc. + Fitter Report +Design Name: LAN_IDE_CP Date: 12-15-2016, 7:48PM +Device Used: XC95144XL-10-TQ144 +Fitting Status: Successful + +************************* Mapped Resource Summary ************************** + +Macrocells Product Terms Function Block Registers Pins +Used/Tot Used/Tot Inps Used/Tot Used/Tot Used/Tot +51 /144 ( 35%) 179 /720 ( 25%) 134/432 ( 31%) 26 /144 ( 18%) 54 /117 ( 46%) + +** Function Block Resources ** + +Function Mcells FB Inps Pterms IO +Block Used/Tot Used/Tot Used/Tot Used/Tot +FB1 16/18 24/54 40/90 13/15 +FB2 11/18 24/54 56/90 4/15 +FB3 12/18 24/54 25/90 11/15 +FB4 3/18 24/54 25/90 0/15 +FB5 7/18 23/54 19/90 10/14 +FB6 1/18 15/54 14/90 0/13 +FB7 1/18 0/54 0/90 8/15 +FB8 0/18 0/54 0/90 8/15 + ----- ----- ----- ----- + 51/144 134/432 179/720 54/117 + +* - Resource is exhausted + +** Global Control Resources ** + +Global clock net(s) unused. +Global output enable net(s) unused. +Signal 'RESET' mapped onto global set/reset net GSR. + +** Pin Resources ** + +Signal Type Required Mapped | Pin Type Used Total +------------------------------------|------------------------------------ +Input : 26 26 | I/O : 52 109 +Output : 19 19 | GCK/IO : 0 3 +Bidirectional : 8 8 | GTS/IO : 1 4 +GCK : 0 0 | GSR/IO : 1 1 +GTS : 0 0 | +GSR : 1 1 | + ---- ---- + Total 54 54 + +** Power Data ** + +There are 51 macrocells in high performance mode (MCHP). +There are 0 macrocells in low power mode (MCLP). +End of Mapped Resource Summary + ************************** Errors and Warnings *************************** + +WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will + use the default filename of 'LAN_IDE_CP.ise'. +INFO:Cpld - Inferring BUFG constraint for signal 'CLK_EXT' based upon the LOC + constraint 'P30'. It is recommended that you declare this BUFG explicitedly + in your design. Note that for certain device families the output of a BUFG + constraint can not drive a gated clock, and the BUFG constraint will be + ignored. +WARNING:Cpld:936 - The output buffer 'SLAVE_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'OWN_OBUF' is missing an input and will be + deleted. +WARNING:Cpld:936 - The output buffer 'OVR_OBUF' is missing an input and will be + deleted. +WARNING:Cpld:936 - The output buffer 'MTACK_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'LAN_WRH_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'LAN_RD_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'LAN_EN_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'LAN_CS_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'LAN_CFG<4>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'LAN_CFG<3>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'LAN_CFG<2>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'LAN_CFG<1>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'INT_OUT_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'CP_WE_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'CP_RD_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'CP_CS_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'CFOUT_OBUF' is missing an input and will + be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<9>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<8>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<7>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<6>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<5>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<4>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<3>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<2>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<1>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<13>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<12>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<11>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<10>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:936 - The output buffer 'A_LAN<0>_OBUF' is missing an input and + will be deleted. +WARNING:Cpld:1007 - Removing unused input(s) 'A<14>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'A<15>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'A<7>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'A<8>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'CFIN'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'CLK_EXT'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'CP_IRQ'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<0>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<10>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<11>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<12>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<13>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<14>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<15>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<1>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<2>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<3>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<4>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<5>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<6>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<7>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<8>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DQ<9>'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DS0'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'DS1'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'FCS'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'IDE_WAIT'. The input(s) are + unused after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'LAN_INT'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'LDS'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'MTCR'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:1007 - Removing unused input(s) 'Z3'. The input(s) are unused + after optimization. Please verify functionality via simulation. +WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3, + because too many function block product terms are required. Buffering output + signal D<12> to allow all signals assigned to this function block to be + placed. +WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3, + because too many function block product terms are required. Buffering output + signal D<14> to allow all signals assigned to this function block to be + placed. +WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3, + because too many function block product terms are required. Buffering output + signal D<13> to allow all signals assigned to this function block to be + placed. +WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3, + because too many function block product terms are required. Buffering output + signal D<15> to allow all signals assigned to this function block to be + placed. + ************************* Summary of Mapped Logic ************************ + +** 27 Outputs ** + +Signal Total Total Loc Pin Pin Pin Pwr Slew Reg Init +Name Pts Inps No. Type Use Mode Rate State +IDE_CS<1> 1 1 FB1_1 23 I/O O STD FAST +D<7> 1 2 FB1_2 16 I/O O STD FAST +D<1> 1 2 FB1_3 17 I/O O STD FAST +IDE_A<2> 1 1 FB1_4 25 I/O O STD FAST +D<8> 1 2 FB1_5 19 I/O I/O STD FAST +D<5> 1 2 FB1_6 20 I/O O STD FAST +D<4> 1 2 FB1_8 21 I/O O STD FAST +IDE_CS<0> 1 1 FB1_9 22 I/O O STD FAST +IDE_A<0> 1 1 FB1_11 24 I/O O STD FAST +IDE_A<1> 1 1 FB1_12 26 I/O O STD FAST +IDE_R 2 6 FB1_14 27 I/O O STD FAST SET +IDE_W 2 5 FB1_15 28 I/O O STD FAST SET +ROM_OE 2 6 FB1_16 35 I/O O STD FAST SET +D<0> 1 2 FB2_5 2 GTS/I/O O STD FAST +D<6> 1 2 FB2_16 14 I/O O STD FAST +D<3> 1 2 FB2_17 15 I/O O STD FAST +D<2> 1 2 FB3_1 39 I/O O STD FAST +D<10> 1 2 FB3_3 41 I/O I/O STD FAST +D<12> 2 3 FB3_4 44 I/O I/O STD FAST +D<14> 2 3 FB3_7 46 I/O I/O STD FAST +D<9> 1 2 FB3_9 40 I/O I/O STD FAST +D<15> 2 3 FB3_10 48 I/O I/O STD FAST +D<11> 1 2 FB3_11 43 I/O I/O STD FAST +D<13> 2 3 FB3_12 45 I/O I/O STD FAST +ROM_B<0> 0 0 FB5_10 68 I/O O STD FAST +ROM_B<1> 0 0 FB5_17 69 I/O O STD FAST +DTACK 0 0 FB7_12 85 I/O O STD FAST + +** 24 Buried Nodes ** + +Signal Total Total Loc Pwr Reg Init +Name Pts Inps Mode State +AUTOCONFIG_IN_PROGRESS 2 3 FB1_7 STD RESET +IDE_ENABLE 3 6 FB1_10 STD RESET +D<12>_BUFR 19 16 FB1_18 STD RESET +D<14>_BUFR 18 15 FB2_1 STD RESET +AUTO_CONFIG_DONE<2> 2 2 FB2_8 STD RESET +AUTO_CONFIG_DONE<0> 2 2 FB2_9 STD RESET +AUTO_CONFIG_DONE_CYCLE<2> 3 15 FB2_10 STD RESET +AUTO_CONFIG_DONE_CYCLE<0> 3 13 FB2_11 STD RESET +IDE_BASEADR<7> 4 16 FB2_12 STD RESET +IDE_BASEADR<6> 4 16 FB2_13 STD RESET +D<13>_BUFR 17 15 FB2_15 STD RESET +AUTO_CONFIG_DONE<1> 2 2 FB3_15 STD RESET +AUTO_CONFIG_DONE_CYCLE<1> 3 14 FB3_16 STD RESET +IDE_BASEADR<3> 4 16 FB3_17 STD RESET +IDE_BASEADR<2> 4 16 FB3_18 STD RESET +ide 19 19 FB4_1 STD RESET +ide/ide_CLKF 2 2 FB4_16 STD +autoconfig 4 13 FB4_17 STD RESET +SHUT_UP<1> 3 15 FB5_13 STD RESET +IDE_BASEADR<5> 4 16 FB5_14 STD RESET +IDE_BASEADR<4> 4 16 FB5_15 STD RESET +IDE_BASEADR<1> 4 16 FB5_16 STD RESET +IDE_BASEADR<0> 4 16 FB5_18 STD RESET +D<15>_BUFR 14 15 FB6_17 STD RESET + +** 27 Inputs ** + +Signal Loc Pin Pin Pin +Name No. Type Use +RESET FB2_2 143 GSR/I/O GSR/I +A<5> FB3_14 49 I/O I +A<4> FB3_15 50 I/O I +A<6> FB3_17 51 I/O I +A<3> FB5_2 52 I/O I +A<10> FB5_3 59 I/O I +A<2> FB5_6 54 I/O I +A<1> FB5_9 57 I/O I +A<9> FB5_11 58 I/O I +A<11> FB5_12 60 I/O I +A<12> FB5_14 61 I/O I +A<13> FB5_15 64 I/O I +AUTOBOOT_OFF FB7_3 75 I/O I +AS FB7_9 80 I/O I +UDS FB7_13 81 I/O I +A<23> FB7_14 86 I/O I +A<22> FB7_15 87 I/O I +RW FB7_16 83 I/O I +A<21> FB7_17 88 I/O I +A<20> FB8_2 91 I/O I +A<17> FB8_3 95 I/O I +A<16> FB8_4 97 I/O I +A<19> FB8_5 92 I/O I +A<18> FB8_8 94 I/O I +BERR FB8_11 98 I/O I +C1 FB8_13 103 I/O I +C3 FB8_14 102 I/O I + +Legend: +Pin No. - ~ - User Assigned + ************************** Function Block Details ************************ +Legend: +Total Pt - Total product terms used by the macrocell signal +Imp Pt - Product terms imported from other macrocells +Exp Pt - Product terms exported to other macrocells + in direction shown +Unused Pt - Unused local product terms remaining in macrocell +Loc - Location where logic was mapped in device +Pin Type/Use - I - Input GCK - Global Clock + O - Output GTS - Global Output Enable + (b) - Buried macrocell GSR - Global Set/Reset +X - Signal used as input to the macrocell logic. +Pin No. - ~ - User Assigned + *********************************** FB1 *********************************** +Number of function block inputs used/remaining: 24/30 +Number of signals used by logic mapping into function block: 24 +Signal Total Imp Exp Unused Loc Pin Pin Pin +Name Pt Pt Pt Pt # Type Use +IDE_CS<1> 1 1<- /\5 0 FB1_1 23 I/O O +D<7> 1 0 /\1 3 FB1_2 16 I/O O +D<1> 1 0 0 4 FB1_3 17 I/O O +IDE_A<2> 1 0 0 4 FB1_4 25 I/O O +D<8> 1 0 0 4 FB1_5 19 I/O I/O +D<5> 1 0 0 4 FB1_6 20 I/O O +AUTOCONFIG_IN_PROGRESS + 2 0 0 3 FB1_7 (b) (b) +D<4> 1 0 0 4 FB1_8 21 I/O O +IDE_CS<0> 1 0 0 4 FB1_9 22 I/O O +IDE_ENABLE 3 0 0 2 FB1_10 31 I/O (b) +IDE_A<0> 1 0 0 4 FB1_11 24 I/O O +IDE_A<1> 1 0 0 4 FB1_12 26 I/O O +(unused) 0 0 0 5 FB1_13 (b) +IDE_R 2 0 0 3 FB1_14 27 I/O O +IDE_W 2 0 \/1 2 FB1_15 28 I/O O +ROM_OE 2 1<- \/4 0 FB1_16 35 I/O O +(unused) 0 0 \/5 0 FB1_17 30 GCK/I/O (b) +D<12>_BUFR 19 14<- 0 0 FB1_18 (b) (b) + +Signals Used by Logic in Function Block + 1: AS 9: A<1> 17: A<10> + 2: AUTOBOOT_OFF 10: A<2> 18: A<11> + 3: AUTOCONFIG_IN_PROGRESS 11: A<3> 19: IDE_ENABLE + 4: AUTO_CONFIG_DONE<0> 12: A<4> 20: RESET + 5: AUTO_CONFIG_DONE<1> 13: A<5> 21: RW + 6: AUTO_CONFIG_DONE<2> 14: A<6> 22: autoconfig + 7: A<12> 15: D<12> 23: ide + 8: A<13> 16: A<9> 24: ide/ide_CLKF + +Signal 1 2 3 4 FB +Name 0----+----0----+----0----+----0----+----0 Inputs +IDE_CS<1> .......X................................ 1 +D<7> ..X.................X................... 2 +D<1> ..X.................X................... 2 +IDE_A<2> .................X...................... 1 +D<8> ..X.................X................... 2 +D<5> ..X.................X................... 2 +AUTOCONFIG_IN_PROGRESS + X....................X.X................ 3 +D<4> ..X.................X................... 2 +IDE_CS<0> ......X................................. 1 +IDE_ENABLE X.................XXX.XX................ 6 +IDE_A<0> ...............X........................ 1 +IDE_A<1> ................X....................... 1 +IDE_R X.................XXX.XX................ 6 +IDE_W X..................XX.XX................ 5 +ROM_OE X.................XXX.XX................ 6 +D<12>_BUFR XX.XXX..XXXXXXX....XXX.X................ 16 + 0----+----1----+----2----+----3----+----4 + 0 0 0 0 + *********************************** FB2 *********************************** +Number of function block inputs used/remaining: 24/30 +Number of signals used by logic mapping into function block: 24 +Signal Total Imp Exp Unused Loc Pin Pin Pin +Name Pt Pt Pt Pt # Type Use +D<14>_BUFR 18 13<- 0 0 FB2_1 142 I/O (b) +(unused) 0 0 /\5 0 FB2_2 143 GSR/I/O GSR/I +(unused) 0 0 /\3 2 FB2_3 (b) (b) +(unused) 0 0 0 5 FB2_4 4 I/O +D<0> 1 0 0 4 FB2_5 2 GTS/I/O O +(unused) 0 0 0 5 FB2_6 3 GTS/I/O +(unused) 0 0 0 5 FB2_7 (b) +AUTO_CONFIG_DONE<2> 2 0 0 3 FB2_8 5 GTS/I/O (b) +AUTO_CONFIG_DONE<0> 2 0 0 3 FB2_9 6 GTS/I/O (b) +AUTO_CONFIG_DONE_CYCLE<2> + 3 0 0 2 FB2_10 7 I/O (b) +AUTO_CONFIG_DONE_CYCLE<0> + 3 0 \/1 1 FB2_11 9 I/O (b) +IDE_BASEADR<7> 4 1<- \/2 0 FB2_12 10 I/O (b) +IDE_BASEADR<6> 4 2<- \/3 0 FB2_13 12 I/O (b) +(unused) 0 0 \/5 0 FB2_14 11 I/O (b) +D<13>_BUFR 17 12<- 0 0 FB2_15 13 I/O (b) +D<6> 1 0 /\4 0 FB2_16 14 I/O O +D<3> 1 0 0 4 FB2_17 15 I/O O +(unused) 0 0 \/5 0 FB2_18 (b) (b) + +Signals Used by Logic in Function Block + 1: AS 9: A<2> 17: IDE_BASEADR<7> + 2: AUTOCONFIG_IN_PROGRESS 10: A<3> 18: D<14>.PIN + 3: AUTO_CONFIG_DONE<0> 11: A<4> 19: D<15>.PIN + 4: AUTO_CONFIG_DONE<1> 12: A<5> 20: RESET + 5: AUTO_CONFIG_DONE<2> 13: A<6> 21: RW + 6: AUTO_CONFIG_DONE_CYCLE<0> 14: D<13> 22: UDS + 7: AUTO_CONFIG_DONE_CYCLE<2> 15: D<14> 23: autoconfig + 8: A<1> 16: IDE_BASEADR<6> 24: ide/ide_CLKF + +Signal 1 2 3 4 FB +Name 0----+----0----+----0----+----0----+----0 Inputs +D<14>_BUFR X.XXX..XXXXXX.X....XX.XX................ 15 +D<0> .X..................X................... 2 +AUTO_CONFIG_DONE<2> X.....X................................. 2 +AUTO_CONFIG_DONE<0> X....X.................................. 2 +AUTO_CONFIG_DONE_CYCLE<2> + X.XXX.XX.XXXX......XXXXX................ 15 +AUTO_CONFIG_DONE_CYCLE<0> + X.X..X.X.XXXX......XXXXX................ 13 +IDE_BASEADR<7> X.XX...XXXXXX...X.XXXXXX................ 16 +IDE_BASEADR<6> X.XX...XXXXXX..X.X.XXXXX................ 16 +D<13>_BUFR X.XXX..XXXXXXX.....XX.XX................ 15 +D<6> .X..................X................... 2 +D<3> .X..................X................... 2 + 0----+----1----+----2----+----3----+----4 + 0 0 0 0 + *********************************** FB3 *********************************** +Number of function block inputs used/remaining: 24/30 +Number of signals used by logic mapping into function block: 24 +Signal Total Imp Exp Unused Loc Pin Pin Pin +Name Pt Pt Pt Pt # Type Use +D<2> 1 0 0 4 FB3_1 39 I/O O +(unused) 0 0 0 5 FB3_2 32 GCK/I/O +D<10> 1 0 0 4 FB3_3 41 I/O I/O +D<12> 2 0 0 3 FB3_4 44 I/O I/O +(unused) 0 0 0 5 FB3_5 33 I/O +(unused) 0 0 0 5 FB3_6 34 I/O +D<14> 2 0 0 3 FB3_7 46 I/O I/O +(unused) 0 0 0 5 FB3_8 38 GCK/I/O +D<9> 1 0 0 4 FB3_9 40 I/O I/O +D<15> 2 0 0 3 FB3_10 48 I/O I/O +D<11> 1 0 0 4 FB3_11 43 I/O I/O +D<13> 2 0 0 3 FB3_12 45 I/O I/O +(unused) 0 0 0 5 FB3_13 (b) +(unused) 0 0 0 5 FB3_14 49 I/O I +AUTO_CONFIG_DONE<1> 2 0 0 3 FB3_15 50 I/O I +AUTO_CONFIG_DONE_CYCLE<1> + 3 0 0 2 FB3_16 (b) (b) +IDE_BASEADR<3> 4 0 0 1 FB3_17 51 I/O I +IDE_BASEADR<2> 4 0 0 1 FB3_18 (b) (b) + +Signals Used by Logic in Function Block + 1: AS 9: A<4> 17: IDE_BASEADR<3> + 2: AUTOCONFIG_IN_PROGRESS 10: A<5> 18: D<11>.PIN + 3: AUTO_CONFIG_DONE<0> 11: A<6> 19: D<10>.PIN + 4: AUTO_CONFIG_DONE<1> 12: D<12>_BUFR 20: RESET + 5: AUTO_CONFIG_DONE_CYCLE<1> 13: D<13>_BUFR 21: RW + 6: A<1> 14: D<14>_BUFR 22: UDS + 7: A<2> 15: D<15>_BUFR 23: autoconfig + 8: A<3> 16: IDE_BASEADR<2> 24: ide/ide_CLKF + +Signal 1 2 3 4 FB +Name 0----+----0----+----0----+----0----+----0 Inputs +D<2> .X..................X................... 2 +D<10> .X..................X................... 2 +D<12> .X.........X........X................... 3 +D<14> .X...........X......X................... 3 +D<9> .X..................X................... 2 +D<15> .X............X.....X................... 3 +D<11> .X..................X................... 2 +D<13> .X..........X.......X................... 3 +AUTO_CONFIG_DONE<1> X...X................................... 2 +AUTO_CONFIG_DONE_CYCLE<1> + X.XXXX.XXXX........XXXXX................ 14 +IDE_BASEADR<3> X.XX.XXXXXX.....XX.XXXXX................ 16 +IDE_BASEADR<2> X.XX.XXXXXX....X..XXXXXX................ 16 + 0----+----1----+----2----+----3----+----4 + 0 0 0 0 + *********************************** FB4 *********************************** +Number of function block inputs used/remaining: 24/30 +Number of signals used by logic mapping into function block: 24 +Signal Total Imp Exp Unused Loc Pin Pin Pin +Name Pt Pt Pt Pt # Type Use +ide 19 14<- 0 0 FB4_1 118 I/O (b) +(unused) 0 0 /\5 0 FB4_2 126 I/O (b) +(unused) 0 0 /\3 2 FB4_3 133 I/O (b) +(unused) 0 0 0 5 FB4_4 (b) +(unused) 0 0 0 5 FB4_5 128 I/O +(unused) 0 0 0 5 FB4_6 129 I/O +(unused) 0 0 0 5 FB4_7 (b) +(unused) 0 0 0 5 FB4_8 130 I/O +(unused) 0 0 0 5 FB4_9 131 I/O +(unused) 0 0 0 5 FB4_10 135 I/O +(unused) 0 0 0 5 FB4_11 132 I/O +(unused) 0 0 0 5 FB4_12 134 I/O +(unused) 0 0 0 5 FB4_13 137 I/O +(unused) 0 0 0 5 FB4_14 136 I/O +(unused) 0 0 0 5 FB4_15 138 I/O +ide/ide_CLKF 2 0 0 3 FB4_16 139 I/O (b) +autoconfig 4 0 \/1 0 FB4_17 140 I/O (b) +(unused) 0 0 \/5 0 FB4_18 (b) (b) + +Signals Used by Logic in Function Block + 1: AUTO_CONFIG_DONE<0> 9: A<21> 17: IDE_BASEADR<2> + 2: AUTO_CONFIG_DONE<1> 10: A<22> 18: IDE_BASEADR<3> + 3: AUTO_CONFIG_DONE<2> 11: A<23> 19: IDE_BASEADR<4> + 4: A<16> 12: BERR 20: IDE_BASEADR<5> + 5: A<17> 13: C1 21: IDE_BASEADR<6> + 6: A<18> 14: C3 22: IDE_BASEADR<7> + 7: A<19> 15: IDE_BASEADR<0> 23: SHUT_UP<1> + 8: A<20> 16: IDE_BASEADR<1> 24: ide/ide_CLKF + +Signal 1 2 3 4 FB +Name 0----+----0----+----0----+----0----+----0 Inputs +ide ...XXXXXXXXX..XXXXXXXXXX................ 19 +ide/ide_CLKF ............XX.......................... 2 +autoconfig XXXXXXXXXXXX...........X................ 13 + 0----+----1----+----2----+----3----+----4 + 0 0 0 0 + *********************************** FB5 *********************************** +Number of function block inputs used/remaining: 23/31 +Number of signals used by logic mapping into function block: 23 +Signal Total Imp Exp Unused Loc Pin Pin Pin +Name Pt Pt Pt Pt # Type Use +(unused) 0 0 0 5 FB5_1 (b) +(unused) 0 0 0 5 FB5_2 52 I/O I +(unused) 0 0 0 5 FB5_3 59 I/O I +(unused) 0 0 0 5 FB5_4 (b) +(unused) 0 0 0 5 FB5_5 53 I/O +(unused) 0 0 0 5 FB5_6 54 I/O I +(unused) 0 0 0 5 FB5_7 66 I/O +(unused) 0 0 0 5 FB5_8 56 I/O +(unused) 0 0 0 5 FB5_9 57 I/O I +ROM_B<0> 0 0 0 5 FB5_10 68 I/O O +(unused) 0 0 0 5 FB5_11 58 I/O I +(unused) 0 0 0 5 FB5_12 60 I/O I +SHUT_UP<1> 3 0 0 2 FB5_13 70 I/O (b) +IDE_BASEADR<5> 4 0 0 1 FB5_14 61 I/O I +IDE_BASEADR<4> 4 0 0 1 FB5_15 64 I/O I +IDE_BASEADR<1> 4 0 0 1 FB5_16 (b) (b) +ROM_B<1> 0 0 0 5 FB5_17 69 I/O O +IDE_BASEADR<0> 4 0 0 1 FB5_18 (b) (b) + +Signals Used by Logic in Function Block + 1: AS 9: A<6> 17: D<9>.PIN + 2: AUTO_CONFIG_DONE<0> 10: IDE_BASEADR<0> 18: RESET + 3: AUTO_CONFIG_DONE<1> 11: IDE_BASEADR<1> 19: RW + 4: A<1> 12: IDE_BASEADR<4> 20: SHUT_UP<1> + 5: A<2> 13: IDE_BASEADR<5> 21: UDS + 6: A<3> 14: D<12>.PIN 22: autoconfig + 7: A<4> 15: D<13>.PIN 23: ide/ide_CLKF + 8: A<5> 16: D<8>.PIN + +Signal 1 2 3 4 FB +Name 0----+----0----+----0----+----0----+----0 Inputs +ROM_B<0> ........................................ 0 +SHUT_UP<1> XXXXXXXXX........XXXXXX................. 15 +IDE_BASEADR<5> XXXXXXXXX...X.X..XX.XXX................. 16 +IDE_BASEADR<4> XXXXXXXXX..X.X...XX.XXX................. 16 +IDE_BASEADR<1> XXXXXXXXX.X.....XXX.XXX................. 16 +ROM_B<1> ........................................ 0 +IDE_BASEADR<0> XXXXXXXXXX.....X.XX.XXX................. 16 + 0----+----1----+----2----+----3----+----4 + 0 0 0 0 + *********************************** FB6 *********************************** +Number of function block inputs used/remaining: 15/39 +Number of signals used by logic mapping into function block: 15 +Signal Total Imp Exp Unused Loc Pin Pin Pin +Name Pt Pt Pt Pt # Type Use +(unused) 0 0 0 5 FB6_1 (b) +(unused) 0 0 0 5 FB6_2 106 I/O +(unused) 0 0 0 5 FB6_3 (b) +(unused) 0 0 0 5 FB6_4 111 I/O +(unused) 0 0 0 5 FB6_5 110 I/O +(unused) 0 0 0 5 FB6_6 112 I/O +(unused) 0 0 0 5 FB6_7 (b) +(unused) 0 0 0 5 FB6_8 113 I/O +(unused) 0 0 0 5 FB6_9 116 I/O +(unused) 0 0 0 5 FB6_10 115 I/O +(unused) 0 0 0 5 FB6_11 119 I/O +(unused) 0 0 0 5 FB6_12 120 I/O +(unused) 0 0 0 5 FB6_13 (b) +(unused) 0 0 0 5 FB6_14 121 I/O +(unused) 0 0 0 5 FB6_15 124 I/O +(unused) 0 0 \/4 1 FB6_16 117 I/O (b) +D<15>_BUFR 14 9<- 0 0 FB6_17 125 I/O (b) +(unused) 0 0 /\5 0 FB6_18 (b) (b) + +Signals Used by Logic in Function Block + 1: AS 6: A<2> 11: D<15> + 2: AUTO_CONFIG_DONE<0> 7: A<3> 12: RESET + 3: AUTO_CONFIG_DONE<1> 8: A<4> 13: RW + 4: AUTO_CONFIG_DONE<2> 9: A<5> 14: autoconfig + 5: A<1> 10: A<6> 15: ide/ide_CLKF + +Signal 1 2 3 4 FB +Name 0----+----0----+----0----+----0----+----0 Inputs +D<15>_BUFR XXXXXXXXXXXXXXX......................... 15 + 0----+----1----+----2----+----3----+----4 + 0 0 0 0 + *********************************** FB7 *********************************** +Number of function block inputs used/remaining: 0/54 +Number of signals used by logic mapping into function block: 0 +Signal Total Imp Exp Unused Loc Pin Pin Pin +Name Pt Pt Pt Pt # Type Use +(unused) 0 0 0 5 FB7_1 (b) +(unused) 0 0 0 5 FB7_2 71 I/O +(unused) 0 0 0 5 FB7_3 75 I/O I +(unused) 0 0 0 5 FB7_4 (b) +(unused) 0 0 0 5 FB7_5 74 I/O +(unused) 0 0 0 5 FB7_6 76 I/O +(unused) 0 0 0 5 FB7_7 77 I/O +(unused) 0 0 0 5 FB7_8 78 I/O +(unused) 0 0 0 5 FB7_9 80 I/O I +(unused) 0 0 0 5 FB7_10 79 I/O +(unused) 0 0 0 5 FB7_11 82 I/O +DTACK 0 0 0 5 FB7_12 85 I/O O +(unused) 0 0 0 5 FB7_13 81 I/O I +(unused) 0 0 0 5 FB7_14 86 I/O I +(unused) 0 0 0 5 FB7_15 87 I/O I +(unused) 0 0 0 5 FB7_16 83 I/O I +(unused) 0 0 0 5 FB7_17 88 I/O I +(unused) 0 0 0 5 FB7_18 (b) + +Signals Used by Logic in Function Block + +Signal 1 2 3 4 FB +Name 0----+----0----+----0----+----0----+----0 Inputs +DTACK ........................................ 0 + 0----+----1----+----2----+----3----+----4 + 0 0 0 0 + *********************************** FB8 *********************************** +Number of function block inputs used/remaining: 0/54 +Number of signals used by logic mapping into function block: 0 +Signal Total Imp Exp Unused Loc Pin Pin Pin +Name Pt Pt Pt Pt # Type Use +(unused) 0 0 0 5 FB8_1 (b) +(unused) 0 0 0 5 FB8_2 91 I/O I +(unused) 0 0 0 5 FB8_3 95 I/O I +(unused) 0 0 0 5 FB8_4 97 I/O I +(unused) 0 0 0 5 FB8_5 92 I/O I +(unused) 0 0 0 5 FB8_6 93 I/O +(unused) 0 0 0 5 FB8_7 (b) +(unused) 0 0 0 5 FB8_8 94 I/O I +(unused) 0 0 0 5 FB8_9 96 I/O +(unused) 0 0 0 5 FB8_10 101 I/O +(unused) 0 0 0 5 FB8_11 98 I/O I +(unused) 0 0 0 5 FB8_12 100 I/O +(unused) 0 0 0 5 FB8_13 103 I/O I +(unused) 0 0 0 5 FB8_14 102 I/O I +(unused) 0 0 0 5 FB8_15 104 I/O +(unused) 0 0 0 5 FB8_16 107 I/O +(unused) 0 0 0 5 FB8_17 105 I/O +(unused) 0 0 0 5 FB8_18 (b) + ******************************* Equations ******************************** + +********** Mapped Logic ********** + +FDCPE_AUTOCONFIG_IN_PROGRESS: FDCPE port map (AUTOCONFIG_IN_PROGRESS,AUTOCONFIG_IN_PROGRESS_D,ide/ide_CLKF,'0','0'); +AUTOCONFIG_IN_PROGRESS_D <= (NOT AS AND autoconfig); + +FDCPE_AUTO_CONFIG_DONE0: FDCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_CYCLE(0),AS,NOT RESET,'0'); + +FDCPE_AUTO_CONFIG_DONE1: FDCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_CYCLE(1),AS,NOT RESET,'0'); + +FDCPE_AUTO_CONFIG_DONE2: FDCPE port map (AUTO_CONFIG_DONE(2),AUTO_CONFIG_DONE_CYCLE(2),AS,NOT RESET,'0'); + +FDCPE_AUTO_CONFIG_DONE_CYCLE0: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(0),AUTO_CONFIG_DONE_CYCLE_D(0),ide/ide_CLKF,'0','0'); +AUTO_CONFIG_DONE_CYCLE_D(0) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(0)) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)); + +FDCPE_AUTO_CONFIG_DONE_CYCLE1: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(1),AUTO_CONFIG_DONE_CYCLE_D(1),ide/ide_CLKF,'0','0'); +AUTO_CONFIG_DONE_CYCLE_D(1) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(1)) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + autoconfig)); + +FDCPE_AUTO_CONFIG_DONE_CYCLE2: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(2),AUTO_CONFIG_DONE_CYCLE_D(2),ide/ide_CLKF,'0','0'); +AUTO_CONFIG_DONE_CYCLE_D(2) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(2)) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND + NOT AUTO_CONFIG_DONE(2) AND autoconfig)); + + +D_I(0) <= '1'; +D(0) <= D_I(0) when D_OE(0) = '1' else 'Z'; +D_OE(0) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(1) <= '1'; +D(1) <= D_I(1) when D_OE(1) = '1' else 'Z'; +D_OE(1) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(2) <= '1'; +D(2) <= D_I(2) when D_OE(2) = '1' else 'Z'; +D_OE(2) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(3) <= '1'; +D(3) <= D_I(3) when D_OE(3) = '1' else 'Z'; +D_OE(3) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(4) <= '1'; +D(4) <= D_I(4) when D_OE(4) = '1' else 'Z'; +D_OE(4) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(5) <= '1'; +D(5) <= D_I(5) when D_OE(5) = '1' else 'Z'; +D_OE(5) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(6) <= '1'; +D(6) <= D_I(6) when D_OE(6) = '1' else 'Z'; +D_OE(6) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(7) <= '1'; +D(7) <= D_I(7) when D_OE(7) = '1' else 'Z'; +D_OE(7) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(8) <= '1'; +D(8) <= D_I(8) when D_OE(8) = '1' else 'Z'; +D_OE(8) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(9) <= '1'; +D(9) <= D_I(9) when D_OE(9) = '1' else 'Z'; +D_OE(9) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(10) <= '1'; +D(10) <= D_I(10) when D_OE(10) = '1' else 'Z'; +D_OE(10) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(11) <= '1'; +D(11) <= D_I(11) when D_OE(11) = '1' else 'Z'; +D_OE(11) <= (RW AND AUTOCONFIG_IN_PROGRESS); + +FDCPE_D12_BUFR: FDCPE port map (D(12)_BUFR,D_D(12)_BUFR,ide/ide_CLKF,'0','0'); +D_D(12)_BUFR <= ((RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(1) AND NOT A(6) AND NOT A(3) AND + A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND A(5) AND NOT A(4) AND A(1) AND NOT A(6) AND + A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + autoconfig) + OR (ROM_OE_S.EXP) + OR (RESET AND NOT D(12) AND NOT RW) + OR (RESET AND NOT D(12) AND AS) + OR (RESET AND NOT D(12) AND NOT autoconfig) + OR (RESET AND NOT D(12) AND AUTO_CONFIG_DONE(0) AND + AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(4) AND A(1) AND NOT A(6) AND NOT A(3) AND + A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(6) AND A(3) AND + NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND + NOT A(2) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND + autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND AUTOBOOT_OFF AND autoconfig)); + + +D_I(12) <= D(12)_BUFR; +D(12) <= D_I(12) when D_OE(12) = '1' else 'Z'; +D_OE(12) <= (RW AND AUTOCONFIG_IN_PROGRESS); + +FDCPE_D13_BUFR: FDCPE port map (D(13)_BUFR,D_D(13)_BUFR,ide/ide_CLKF,'0','0'); +D_D(13)_BUFR <= ((IDE_BASEADR(6).EXP) + OR (RESET AND NOT D(13) AND NOT RW) + OR (RESET AND NOT D(13) AND AUTO_CONFIG_DONE(0) AND + AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(6) AND NOT A(3) AND + NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND + NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND + NOT AUTO_CONFIG_DONE(1) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND + NOT AUTO_CONFIG_DONE(2) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(6) AND + NOT A(3) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(1) AND NOT A(6) AND + A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + autoconfig) + OR (RESET AND NOT D(13) AND AS) + OR (RESET AND NOT D(13) AND NOT autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(6) AND A(3) AND + A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND + NOT A(2) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND + autoconfig)); + + +D_I(13) <= D(13)_BUFR; +D(13) <= D_I(13) when D_OE(13) = '1' else 'Z'; +D_OE(13) <= (RW AND AUTOCONFIG_IN_PROGRESS); + + +D_I(14) <= D(14)_BUFR; +D(14) <= D_I(14) when D_OE(14) = '1' else 'Z'; +D_OE(14) <= (RW AND AUTOCONFIG_IN_PROGRESS); + +FDCPE_D14_BUFR: FDCPE port map (D(14)_BUFR,D_D(14)_BUFR,ide/ide_CLKF,'0','0'); +D_D(14)_BUFR <= ((EXP16_.EXP) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(4) AND A(1) AND NOT A(6) AND NOT A(3) AND + A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + autoconfig) + OR (RESET AND NOT D(14) AND NOT RW) + OR (RESET AND NOT D(14) AND AS) + OR (RESET AND NOT D(14) AND NOT autoconfig) + OR (RESET AND NOT D(14) AND AUTO_CONFIG_DONE(0) AND + AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND + A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(2) AND + autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND + A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(6) AND NOT A(3) AND + A(2) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND + NOT AUTO_CONFIG_DONE(2) AND autoconfig)); + + +D_I(15) <= D(15)_BUFR; +D(15) <= D_I(15) when D_OE(15) = '1' else 'Z'; +D_OE(15) <= (RW AND AUTOCONFIG_IN_PROGRESS); + +FDCPE_D15_BUFR: FDCPE port map (D(15)_BUFR,D_D(15)_BUFR,ide/ide_CLKF,'0','0'); +D_D(15)_BUFR <= ((RESET AND NOT D(15) AND AUTO_CONFIG_DONE(0) AND + AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND + NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND + AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND A(1) AND NOT A(6) AND + A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + autoconfig) + OR (RESET AND RW AND NOT AS AND A(5) AND NOT A(4) AND NOT A(1) AND NOT A(6) AND + NOT A(3) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(1) AND NOT A(6) AND + A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + autoconfig) + OR (RESET AND NOT D(15) AND NOT RW) + OR (RESET AND NOT D(15) AND AS) + OR (RESET AND NOT D(15) AND NOT autoconfig) + OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND + NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig)); + + +DTACK_I <= '0'; +DTACK <= DTACK_I when DTACK_OE = '1' else 'Z'; +DTACK_OE <= '0'; + + + + + + + + + + + + + + + + + + + + + + +IDE_A(0) <= A(9); + + +IDE_A(1) <= A(10); + + +IDE_A(2) <= A(11); + +FTCPE_IDE_BASEADR0: FTCPE port map (IDE_BASEADR(0),IDE_BASEADR_T(0),ide/ide_CLKF,'0','0'); +IDE_BASEADR_T(0) <= ((NOT RESET AND NOT IDE_BASEADR(0)) + OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND + A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + NOT IDE_BASEADR(0) AND autoconfig AND D(8).PIN) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND + NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(0) AND autoconfig AND NOT D(8).PIN)); + +FTCPE_IDE_BASEADR1: FTCPE port map (IDE_BASEADR(1),IDE_BASEADR_T(1),ide/ide_CLKF,'0','0'); +IDE_BASEADR_T(1) <= ((NOT RESET AND NOT IDE_BASEADR(1)) + OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND + A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + NOT IDE_BASEADR(1) AND autoconfig AND D(9).PIN) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND + NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(1) AND autoconfig AND NOT D(9).PIN)); + +FTCPE_IDE_BASEADR2: FTCPE port map (IDE_BASEADR(2),IDE_BASEADR_T(2),ide/ide_CLKF,'0','0'); +IDE_BASEADR_T(2) <= ((NOT RESET AND NOT IDE_BASEADR(2)) + OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND + A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + NOT IDE_BASEADR(2) AND autoconfig AND D(10).PIN) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND + NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(2) AND autoconfig AND NOT D(10).PIN)); + +FTCPE_IDE_BASEADR3: FTCPE port map (IDE_BASEADR(3),IDE_BASEADR_T(3),ide/ide_CLKF,'0','0'); +IDE_BASEADR_T(3) <= ((NOT RESET AND NOT IDE_BASEADR(3)) + OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND + A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + NOT IDE_BASEADR(3) AND autoconfig AND D(11).PIN) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND + NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(3) AND autoconfig AND NOT D(11).PIN)); + +FTCPE_IDE_BASEADR4: FTCPE port map (IDE_BASEADR(4),IDE_BASEADR_T(4),ide/ide_CLKF,'0','0'); +IDE_BASEADR_T(4) <= ((NOT RESET AND NOT IDE_BASEADR(4)) + OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND + A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + NOT IDE_BASEADR(4) AND autoconfig AND D(12).PIN) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND + NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(4) AND autoconfig AND NOT D(12).PIN)); + +FTCPE_IDE_BASEADR5: FTCPE port map (IDE_BASEADR(5),IDE_BASEADR_T(5),ide/ide_CLKF,'0','0'); +IDE_BASEADR_T(5) <= ((NOT RESET AND NOT IDE_BASEADR(5)) + OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND + A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + NOT IDE_BASEADR(5) AND autoconfig AND D(13).PIN) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND + NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(5) AND autoconfig AND NOT D(13).PIN)); + +FTCPE_IDE_BASEADR6: FTCPE port map (IDE_BASEADR(6),IDE_BASEADR_T(6),ide/ide_CLKF,'0','0'); +IDE_BASEADR_T(6) <= ((NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND + A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + NOT IDE_BASEADR(6) AND autoconfig AND D(14).PIN) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND + NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(6) AND autoconfig AND NOT D(14).PIN) + OR (NOT RESET AND NOT IDE_BASEADR(6))); + +FTCPE_IDE_BASEADR7: FTCPE port map (IDE_BASEADR(7),IDE_BASEADR_T(7),ide/ide_CLKF,'0','0'); +IDE_BASEADR_T(7) <= ((RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND + NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(7) AND autoconfig AND NOT D(15).PIN) + OR (NOT RESET AND NOT IDE_BASEADR(7)) + OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND + A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND + NOT IDE_BASEADR(7) AND autoconfig AND D(15).PIN)); + + +IDE_CS(0) <= NOT A(12); + + +IDE_CS(1) <= NOT A(13); + +FDCPE_IDE_ENABLE: FDCPE port map (IDE_ENABLE,IDE_ENABLE_D,ide/ide_CLKF,'0','0'); +IDE_ENABLE_D <= ((RESET AND NOT IDE_ENABLE) + OR (RESET AND NOT RW AND NOT AS AND ide)); + +FDCPE_IDE_R: FDCPE port map (IDE_R,IDE_R_D,ide/ide_CLKF,'0','0'); +IDE_R_D <= (RESET AND RW AND NOT AS AND NOT IDE_ENABLE AND ide); + +FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,ide/ide_CLKF,'0','0'); +IDE_W_D <= (RESET AND NOT RW AND NOT AS AND ide); + + +ROM_B(0) <= '0'; + + +ROM_B(1) <= '0'; + +FDCPE_ROM_OE: FDCPE port map (ROM_OE,ROM_OE_D,ide/ide_CLKF,'0','0'); +ROM_OE_D <= (RESET AND RW AND NOT AS AND IDE_ENABLE AND ide); + +FDCPE_SHUT_UP1: FDCPE port map (SHUT_UP(1),SHUT_UP_D(1),ide/ide_CLKF,'0','0'); +SHUT_UP_D(1) <= ((RESET AND NOT SHUT_UP(1)) + OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND + A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND + NOT AUTO_CONFIG_DONE(1) AND autoconfig)); + +FDCPE_autoconfig: FDCPE port map (autoconfig,autoconfig_D,ide/ide_CLKF,'0','0'); +autoconfig_D <= ((A(23) AND A(22) AND A(21) AND A(19) AND + NOT AUTO_CONFIG_DONE(0) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18)) + OR (A(23) AND A(22) AND A(21) AND A(19) AND + NOT AUTO_CONFIG_DONE(1) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18)) + OR (A(23) AND A(22) AND A(21) AND A(19) AND + NOT AUTO_CONFIG_DONE(2) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18))); + +FDCPE_ide: FDCPE port map (ide,ide_D,ide/ide_CLKF,'0','0'); +ide_D <= ((SHUT_UP(1)) + OR (NOT BERR) + OR (EXP20_.EXP) + OR (A(23) AND NOT IDE_BASEADR(7)) + OR (NOT A(23) AND IDE_BASEADR(7)) + OR (A(22) AND NOT IDE_BASEADR(6)) + OR (NOT A(22) AND IDE_BASEADR(6)) + OR (IDE_BASEADR(1) AND NOT A(17)) + OR (autoconfig.EXP) + OR (IDE_BASEADR(0) AND NOT A(16)) + OR (NOT IDE_BASEADR(0) AND A(16)) + OR (NOT IDE_BASEADR(1) AND A(17)) + OR (IDE_BASEADR(2) AND NOT A(18)) + OR (NOT IDE_BASEADR(2) AND A(18)) + OR (A(19) AND NOT IDE_BASEADR(3)) + OR (NOT A(19) AND IDE_BASEADR(3))); + + +ide/ide_CLKF <= NOT (C3 + XOR +ide/ide_CLKF <= NOT (C1); + +Register Legend: + FDCPE (Q,D,C,CLR,PRE,CE); + FTCPE (Q,D,C,CLR,PRE,CE); + LDCP (Q,D,G,CLR,PRE); + + ****************************** Device Pin Out ***************************** + +Device : XC95144XL-10-TQ144 + + +Pin Signal Pin Signal +No. Name No. Name + 1 VCC 73 VCC + 2 D<0> 74 KPR + 3 KPR 75 AUTOBOOT_OFF + 4 KPR 76 KPR + 5 KPR 77 KPR + 6 KPR 78 KPR + 7 KPR 79 KPR + 8 VCC 80 AS + 9 KPR 81 UDS + 10 KPR 82 KPR + 11 KPR 83 RW + 12 KPR 84 VCC + 13 KPR 85 DTACK + 14 D<6> 86 A<23> + 15 D<3> 87 A<22> + 16 D<7> 88 A<21> + 17 D<1> 89 GND + 18 GND 90 GND + 19 D<8> 91 A<20> + 20 D<5> 92 A<19> + 21 D<4> 93 KPR + 22 IDE_CS<0> 94 A<18> + 23 IDE_CS<1> 95 A<17> + 24 IDE_A<0> 96 KPR + 25 IDE_A<2> 97 A<16> + 26 IDE_A<1> 98 BERR + 27 IDE_R 99 GND + 28 IDE_W 100 KPR + 29 GND 101 KPR + 30 KPR 102 C3 + 31 KPR 103 C1 + 32 KPR 104 KPR + 33 KPR 105 KPR + 34 KPR 106 KPR + 35 ROM_OE 107 KPR + 36 GND 108 GND + 37 VCC 109 VCC + 38 KPR 110 KPR + 39 D<2> 111 KPR + 40 D<9> 112 KPR + 41 D<10> 113 KPR + 42 VCC 114 GND + 43 D<11> 115 KPR + 44 D<12> 116 KPR + 45 D<13> 117 KPR + 46 D<14> 118 KPR + 47 GND 119 KPR + 48 D<15> 120 KPR + 49 A<5> 121 KPR + 50 A<4> 122 TDO + 51 A<6> 123 GND + 52 A<3> 124 KPR + 53 KPR 125 KPR + 54 A<2> 126 KPR + 55 VCC 127 VCC + 56 KPR 128 KPR + 57 A<1> 129 KPR + 58 A<9> 130 KPR + 59 A<10> 131 KPR + 60 A<11> 132 KPR + 61 A<12> 133 KPR + 62 GND 134 KPR + 63 TDI 135 KPR + 64 A<13> 136 KPR + 65 TMS 137 KPR + 66 KPR 138 KPR + 67 TCK 139 KPR + 68 ROM_B<0> 140 KPR + 69 ROM_B<1> 141 VCC + 70 KPR 142 KPR + 71 KPR 143 RESET + 72 GND 144 GND + + +Legend : NC = Not Connected, unbonded pin + PGND = Unused I/O configured as additional Ground pin + TIE = Unused I/O floating -- must tie to VCC, GND or other signal + KPR = Unused I/O with weak keeper (leave unconnected) + VCC = Dedicated Power Pin + GND = Dedicated Ground Pin + TDI = Test Data In, JTAG pin + TDO = Test Data Out, JTAG pin + TCK = Test Clock, JTAG pin + TMS = Test Mode Select, JTAG pin + PROHIBITED = User reserved pin + **************************** Compiler Options **************************** + +Following is a list of all global compiler options used by the fitter run. + +Device(s) Specified : xc95144xl-10-TQ144 +Optimization Method : SPEED +Multi-Level Logic Optimization : ON +Ignore Timing Specifications : OFF +Default Register Power Up Value : LOW +Keep User Location Constraints : ON +What-You-See-Is-What-You-Get : OFF +Exhaustive Fitting : OFF +Keep Unused Inputs : OFF +Slew Rate : FAST +Power Mode : STD +Ground on Unused IOs : OFF +Set I/O Pin Termination : KEEPER +Global Clock Optimization : ON +Global Set/Reset Optimization : ON +Global Ouput Enable Optimization : ON +Input Limit : 54 +Pterm Limit : 25 diff --git a/Logic/LAN_IDE/LAN_IDE_CP.stx b/Logic/LAN_IDE/LAN_IDE_CP.stx new file mode 100644 index 0000000..e69de29 diff --git a/Logic/LAN_IDE/LAN_IDE_CP.syr b/Logic/LAN_IDE/LAN_IDE_CP.syr new file mode 100644 index 0000000..4bafe65 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.syr @@ -0,0 +1,286 @@ +Release 14.6 - xst P.68d (nt64) +Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. +--> Parameter TMPDIR set to xst/projnav.tmp + + +Total REAL time to Xst completion: 0.00 secs +Total CPU time to Xst completion: 0.11 secs + +--> Parameter xsthdpdir set to xst + + +Total REAL time to Xst completion: 0.00 secs +Total CPU time to Xst completion: 0.11 secs + +--> Reading design: LAN_IDE_CP.prj + +TABLE OF CONTENTS + 1) Synthesis Options Summary + 2) HDL Compilation + 3) Design Hierarchy Analysis + 4) HDL Analysis + 5) HDL Synthesis + 5.1) HDL Synthesis Report + 6) Advanced HDL Synthesis + 6.1) Advanced HDL Synthesis Report + 7) Low Level Synthesis + 8) Partition Report + 9) Final Report + +========================================================================= +* Synthesis Options Summary * +========================================================================= +---- Source Parameters +Input File Name : "LAN_IDE_CP.prj" +Input Format : mixed +Ignore Synthesis Constraint File : NO + +---- Target Parameters +Output File Name : "LAN_IDE_CP" +Output Format : NGC +Target Device : XC9500XL CPLDs + +---- Source Options +Top Module Name : LAN_IDE_CP +Automatic FSM Extraction : YES +FSM Encoding Algorithm : Auto +Safe Implementation : No +Mux Extraction : Yes +Resource Sharing : YES + +---- Target Options +Add IO Buffers : YES +MACRO Preserve : YES +XOR Preserve : YES +Equivalent register Removal : YES + +---- General Options +Optimization Goal : Speed +Optimization Effort : 1 +Keep Hierarchy : Yes +Netlist Hierarchy : As_Optimized +RTL Output : Yes +Hierarchy Separator : / +Bus Delimiter : <> +Case Specifier : Maintain +Verilog 2001 : YES + +---- Other Options +Clock Enable : YES +wysiwyg : NO + +========================================================================= + + +========================================================================= +* HDL Compilation * +========================================================================= +Compiling vhdl file "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.vhd" in Library work. +Entity compiled. +Entity (Architecture ) compiled. + +========================================================================= +* Design Hierarchy Analysis * +========================================================================= +Analyzing hierarchy for entity in library (architecture ). + + +========================================================================= +* HDL Analysis * +========================================================================= +Analyzing Entity in library (Architecture ). +Entity analyzed. Unit generated. + + +========================================================================= +* HDL Synthesis * +========================================================================= + +Performing bidirectional port resolution... + +Synthesizing Unit . + Related source file is "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.vhd". +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:2565 - Inout > is never assigned. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. +WARNING:Xst:1306 - Output is never assigned. +WARNING:Xst:646 - Signal > is assigned but never used. This unconnected signal will be trimmed during the optimization process. +WARNING:Xst:646 - Signal > is assigned but never used. This unconnected signal will be trimmed during the optimization process. +WARNING:Xst:646 - Signal is assigned but never used. This unconnected signal will be trimmed during the optimization process. +WARNING:Xst:1780 - Signal is never used or assigned. This unconnected signal will be trimmed during the optimization process. +WARNING:Xst:646 - Signal is assigned but never used. This unconnected signal will be trimmed during the optimization process. +WARNING:Xst:1780 - Signal is never used or assigned. This unconnected signal will be trimmed during the optimization process. + Found 1-bit tristate buffer for signal . + Found 16-bit tristate buffer for signal <$mux0000>. + Found 1-bit xor2 for signal created at line 108. + Found 3-bit register for signal . + Found 3-bit register for signal . + Found 1-bit register for signal . + Found 1-bit register for signal . + Found 4-bit register for signal . + Found 1-bit register for signal . + Found 8-bit comparator not equal for signal created at line 126. + Found 8-bit register for signal . + Found 1-bit register for signal . + Found 1-bit register for signal . + Found 1-bit register for signal . + Found 1-bit register for signal . + Found 1-bit register for signal >. + Summary: + inferred 1 Comparator(s). + inferred 1 Xor(s). + inferred 17 Tristate(s). +Unit synthesized. + + +========================================================================= +HDL Synthesis Report + +Macro Statistics +# Registers : 14 + 1-bit register : 11 + 3-bit register : 1 + 4-bit register : 1 + 8-bit register : 1 +# Comparators : 1 + 8-bit comparator not equal : 1 +# Tristates : 2 + 1-bit tristate buffer : 1 + 16-bit tristate buffer : 1 +# Xors : 1 + 1-bit xor2 : 1 + +========================================================================= + +========================================================================= +* Advanced HDL Synthesis * +========================================================================= + + +========================================================================= +Advanced HDL Synthesis Report + +Found no macro +========================================================================= + +========================================================================= +* Low Level Synthesis * +========================================================================= + +Optimizing unit ... + implementation constraint: INIT=r : IDE_ENABLE + implementation constraint: INIT=r : ide + implementation constraint: INIT=r : autoconfig + implementation constraint: INIT=s : IDE_R_S + implementation constraint: INIT=s : IDE_W_S + implementation constraint: INIT=s : ROM_OE_S + implementation constraint: INIT=r : AUTOCONFIG_IN_PROGRESS + +========================================================================= +* Partition Report * +========================================================================= + +Partition Implementation Status +------------------------------- + + No Partitions were found in this design. + +------------------------------- + +========================================================================= +* Final Report * +========================================================================= +Final Results +RTL Top Level Output File Name : LAN_IDE_CP.ngr +Top Level Output File Name : LAN_IDE_CP +Output Format : NGC +Optimization Goal : Speed +Keep Hierarchy : Yes +Target Technology : XC9500XL CPLDs +Macro Preserve : YES +XOR Preserve : YES +Clock Enable : YES +wysiwyg : NO + +Design Statistics +# IOs : 116 + +Cell Usage : +# BELS : 322 +# AND2 : 75 +# AND3 : 16 +# AND4 : 5 +# AND5 : 1 +# GND : 1 +# INV : 138 +# OR2 : 63 +# OR3 : 13 +# OR4 : 2 +# OR5 : 1 +# VCC : 1 +# XOR2 : 6 +# FlipFlops/Latches : 26 +# FD : 6 +# FDC : 3 +# FDCE : 17 +# IO Buffers : 54 +# IBUF : 27 +# IOBUFE : 8 +# OBUF : 10 +# OBUFE : 9 +========================================================================= + + +Total REAL time to Xst completion: 7.00 secs +Total CPU time to Xst completion: 7.69 secs + +--> + +Total memory usage is 290044 kilobytes + +Number of errors : 0 ( 0 filtered) +Number of warnings : 52 ( 0 filtered) +Number of infos : 0 ( 0 filtered) + diff --git a/Logic/LAN_IDE/LAN_IDE_CP.tim b/Logic/LAN_IDE/LAN_IDE_CP.tim new file mode 100644 index 0000000..e69de29 diff --git a/Logic/LAN_IDE/LAN_IDE_CP.tspec b/Logic/LAN_IDE/LAN_IDE_CP.tspec new file mode 100644 index 0000000..6b5d04c --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.tspec @@ -0,0 +1,278 @@ +AUTO_TS_P2P:FROM:C3:TO:IDE_R:1 +AUTO_TS_P2P:FROM:C1:TO:IDE_R:1 +AUTO_TS_F2P:FROM:IDE_R_S.Q:TO:IDE_R:1 +AUTO_TS_P2P:FROM:C3:TO:IDE_W:1 +AUTO_TS_P2P:FROM:C1:TO:IDE_W:1 +AUTO_TS_F2P:FROM:IDE_W_S.Q:TO:IDE_W:1 +AUTO_TS_P2P:FROM:C3:TO:ROM_OE:1 +AUTO_TS_P2P:FROM:C1:TO:ROM_OE:1 +AUTO_TS_F2P:FROM:ROM_OE_S.Q:TO:ROM_OE:1 +AUTO_TS_P2P:FROM:A<9>:TO:IDE_A<0>:1 +AUTO_TS_P2P:FROM:A<10>:TO:IDE_A<1>:1 +AUTO_TS_P2P:FROM:A<11>:TO:IDE_A<2>:1 +AUTO_TS_P2P:FROM:A<12>:TO:IDE_CS<0>:1 +AUTO_TS_P2P:FROM:A<13>:TO:IDE_CS<1>:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE_CYCLE<1>.Q:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_F2F:FROM:autoconfig.Q:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:RESET:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:C3:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:C1:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:AS:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:RW:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:A<1>:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:A<3>:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:A<4>:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:A<5>:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:A<6>:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_P2F:FROM:UDS:TO:AUTO_CONFIG_DONE_CYCLE<1>.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<0>.Q:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_F2F:FROM:autoconfig.Q:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:A<1>:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:A<3>:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:A<4>:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:A<5>:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:A<6>:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:UDS:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:A<2>:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_P2F:FROM:D<8>:TO:IDE_BASEADR<0>.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<4>.Q:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_F2F:FROM:autoconfig.Q:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:A<1>:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:A<3>:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:A<4>:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:A<5>:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:A<6>:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:UDS:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:A<2>:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_P2F:FROM:D<12>:TO:IDE_BASEADR<4>.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<5>.Q:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_F2F:FROM:autoconfig.Q:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:A<1>:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:A<3>:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:A<4>:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:A<5>:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:A<6>:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:UDS:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:A<2>:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_P2F:FROM:D<13>:TO:IDE_BASEADR<5>.D:1 +AUTO_TS_F2F:FROM:IDE_ENABLE.Q:TO:IDE_ENABLE.D:1 +AUTO_TS_F2F:FROM:ide.Q:TO:IDE_ENABLE.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_ENABLE.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_ENABLE.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_ENABLE.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_ENABLE.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_ENABLE.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<1>.Q:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_F2F:FROM:autoconfig.Q:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:A<1>:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:A<3>:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:A<4>:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:A<5>:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:A<6>:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:UDS:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:A<2>:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_P2F:FROM:D<9>:TO:IDE_BASEADR<1>.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<2>.Q:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_F2F:FROM:autoconfig.Q:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:A<1>:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:A<3>:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:A<4>:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:A<5>:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:A<6>:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:UDS:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:A<2>:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_P2F:FROM:D<10>:TO:IDE_BASEADR<2>.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<3>.Q:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_F2F:FROM:autoconfig.Q:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:A<1>:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:A<3>:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:A<4>:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:A<5>:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:A<6>:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:UDS:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:A<2>:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_P2F:FROM:D<11>:TO:IDE_BASEADR<3>.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<6>.Q:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_F2F:FROM:autoconfig.Q:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:A<1>:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:A<3>:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:A<4>:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:A<5>:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:A<6>:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:UDS:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:A<2>:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_P2F:FROM:D<14>:TO:IDE_BASEADR<6>.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<7>.Q:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_F2F:FROM:autoconfig.Q:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:A<1>:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:A<3>:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:A<4>:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:A<5>:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:A<6>:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:UDS:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:A<2>:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_P2F:FROM:D<15>:TO:IDE_BASEADR<7>.D:1 +AUTO_TS_F2F:FROM:SHUT_UP<1>.Q:TO:SHUT_UP<1>.D:1 +AUTO_TS_F2F:FROM:autoconfig.Q:TO:SHUT_UP<1>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:SHUT_UP<1>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:RESET:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:C3:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:C1:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:AS:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:RW:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:A<1>:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:A<3>:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:A<4>:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:A<5>:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:A<6>:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:UDS:TO:SHUT_UP<1>.D:1 +AUTO_TS_P2F:FROM:A<2>:TO:SHUT_UP<1>.D:1 +AUTO_TS_F2F:FROM:SHUT_UP<1>.Q:TO:ide.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<5>.Q:TO:ide.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<4>.Q:TO:ide.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<0>.Q:TO:ide.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<1>.Q:TO:ide.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<2>.Q:TO:ide.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<7>.Q:TO:ide.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<6>.Q:TO:ide.D:1 +AUTO_TS_F2F:FROM:IDE_BASEADR<3>.Q:TO:ide.D:1 +AUTO_TS_P2F:FROM:C3:TO:ide.D:1 +AUTO_TS_P2F:FROM:C1:TO:ide.D:1 +AUTO_TS_P2F:FROM:BERR:TO:ide.D:1 +AUTO_TS_P2F:FROM:A<21>:TO:ide.D:1 +AUTO_TS_P2F:FROM:A<20>:TO:ide.D:1 +AUTO_TS_P2F:FROM:A<16>:TO:ide.D:1 +AUTO_TS_P2F:FROM:A<17>:TO:ide.D:1 +AUTO_TS_P2F:FROM:A<18>:TO:ide.D:1 +AUTO_TS_P2F:FROM:A<23>:TO:ide.D:1 +AUTO_TS_P2F:FROM:A<22>:TO:ide.D:1 +AUTO_TS_P2F:FROM:A<19>:TO:ide.D:1 +AUTO_TS_F2F:FROM:IDE_ENABLE.Q:TO:IDE_R_S.D:1 +AUTO_TS_F2F:FROM:ide.Q:TO:IDE_R_S.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_R_S.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_R_S.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_R_S.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_R_S.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_R_S.D:1 +AUTO_TS_F2F:FROM:ide.Q:TO:IDE_W_S.D:1 +AUTO_TS_P2F:FROM:AS:TO:IDE_W_S.D:1 +AUTO_TS_P2F:FROM:RESET:TO:IDE_W_S.D:1 +AUTO_TS_P2F:FROM:RW:TO:IDE_W_S.D:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_W_S.D:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_W_S.D:1 +AUTO_TS_F2F:FROM:IDE_ENABLE.Q:TO:ROM_OE_S.D:1 +AUTO_TS_F2F:FROM:ide.Q:TO:ROM_OE_S.D:1 +AUTO_TS_P2F:FROM:AS:TO:ROM_OE_S.D:1 +AUTO_TS_P2F:FROM:RESET:TO:ROM_OE_S.D:1 +AUTO_TS_P2F:FROM:RW:TO:ROM_OE_S.D:1 +AUTO_TS_P2F:FROM:C3:TO:ROM_OE_S.D:1 +AUTO_TS_P2F:FROM:C1:TO:ROM_OE_S.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE_CYCLE<1>.Q:TO:AUTO_CONFIG_DONE<1>.D:1 +AUTO_TS_P2F:FROM:C3:TO:AUTO_CONFIG_DONE<1>.D:1 +AUTO_TS_P2F:FROM:C1:TO:AUTO_CONFIG_DONE<1>.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<1>.Q:TO:autoconfig.D:1 +AUTO_TS_F2F:FROM:AUTO_CONFIG_DONE<0>.Q:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:A<23>:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:A<22>:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:A<21>:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:A<19>:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:AS:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:BERR:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:A<18>:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:A<16>:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:A<17>:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:A<20>:TO:autoconfig.D:1 +AUTO_TS_P2F:FROM:AS:TO:AUTO_CONFIG_DONE<1>.CLKF:1 +AUTO_TS_P2F:FROM:RESET:TO:FSR-IO_0:1 +AUTO_TS_P2F:FROM:C3:TO:AUTO_CONFIG_DONE_CYCLE<1>.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:AUTO_CONFIG_DONE_CYCLE<1>.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<0>.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<0>.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<4>.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<4>.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<5>.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<5>.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_ENABLE.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_ENABLE.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<1>.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<1>.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<2>.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<2>.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<3>.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<3>.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<6>.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<6>.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_BASEADR<7>.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_BASEADR<7>.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:SHUT_UP<1>.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:SHUT_UP<1>.CLKF:1 +AUTO_TS_P2F:FROM:AS:TO:AUTO_CONFIG_DONE<0>.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:ide.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:ide.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:autoconfig.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:autoconfig.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_R_S.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_R_S.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:IDE_W_S.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:IDE_W_S.CLKF:1 +AUTO_TS_P2F:FROM:C3:TO:ROM_OE_S.CLKF:1 +AUTO_TS_P2F:FROM:C1:TO:ROM_OE_S.CLKF:1 diff --git a/Logic/LAN_IDE/LAN_IDE_CP.vhd b/Logic/LAN_IDE/LAN_IDE_CP.vhd index 642e7ea..998a2fb 100644 --- a/Logic/LAN_IDE/LAN_IDE_CP.vhd +++ b/Logic/LAN_IDE/LAN_IDE_CP.vhd @@ -30,7 +30,7 @@ use IEEE.STD_LOGIC_1164.ALL; --use UNISIM.VComponents.all; entity LAN_IDE_CP is - Port ( A : inout STD_LOGIC_VECTOR (23 downto 0); + Port ( A : inout STD_LOGIC_VECTOR (23 downto 1); D : inout STD_LOGIC_VECTOR (15 downto 0); DQ : inout STD_LOGIC_VECTOR (15 downto 0); A_LAN : out STD_LOGIC_VECTOR (13 downto 0); @@ -49,6 +49,7 @@ entity LAN_IDE_CP is UDS : in STD_LOGIC; LDS : in STD_LOGIC; AS : in STD_LOGIC; + RW : in STD_LOGIC; Z3 : in STD_LOGIC; DS1 : in STD_LOGIC; FCS : in STD_LOGIC; @@ -77,8 +78,271 @@ end LAN_IDE_CP; architecture Behavioral of LAN_IDE_CP is -begin + SIGNAL ide: STD_LOGIC:= '0'; + SIGNAL autoconfig: STD_LOGIC:= '0'; + SIGNAL AUTOCONFIG_IN_PROGRESS: STD_LOGIC:= '0'; + signal Dout1:STD_LOGIC_VECTOR(3 downto 0); + signal AUTO_CONFIG_DONE:STD_LOGIC_VECTOR(2 downto 0); + signal AUTO_CONFIG_DONE_CYCLE:STD_LOGIC_VECTOR(2 downto 0); + signal SHUT_UP:STD_LOGIC_VECTOR(2 downto 0); + signal IDE_BASEADR:STD_LOGIC_VECTOR(7 downto 0); + signal LAN_BASEADR:STD_LOGIC_VECTOR(7 downto 0); + signal CP_BASEADR:STD_LOGIC_VECTOR(7 downto 0); + signal IDE_ENABLE:STD_LOGIC:= '0'; + signal ROM_OE_S:STD_LOGIC:= '1'; + signal IDE_R_S:STD_LOGIC:= '1'; + signal IDE_W_S:STD_LOGIC:= '1'; + signal DTACK_S:STD_LOGIC:= '1'; + signal AS_D: std_logic:= '1'; + signal AMIGA_CLK: std_logic:= '1'; + Function to_std_logic(X: in Boolean) return Std_Logic is + variable ret : std_logic; + begin + if x then ret := '1'; else ret := '0'; end if; + return ret; + end to_std_logic; + +begin + + AMIGA_CLK <= not (C1 xor C3); + + ADDRESS_DECODE: process(AMIGA_CLK) + begin + if(rising_edge(AMIGA_CLK))then + if(AS='0')then + AUTOCONFIG_IN_PROGRESS<= autoconfig; + else + AUTOCONFIG_IN_PROGRESS<= '0'; + end if; + + if(BERR='1') then + if(A(23 downto 16) = x"E8" and not(AUTO_CONFIG_DONE ="111"))then + autoconfig <='1'; + else + autoconfig <='0'; + end if; + + if(A(23 downto 16) = IDE_BASEADR and SHUT_UP(1) = '0')then + ide <='1'; + else + ide <='0'; + end if; + else + autoconfig <='0'; + ide <='0'; + end if; + end if; + end process ADDRESS_DECODE; + + --ide + -- this is the clocked process + ide_rw_gen: process (AMIGA_CLK) + begin + + if rising_edge(AMIGA_CLK) then + if (reset = '0') then + IDE_R_S <= '1'; + IDE_W_S <= '1'; + ROM_OE_S <= '1'; + IDE_ENABLE <= '1'; + elsif(AS='0' and ide='1')then + if(RW='0')then + --the write goes to the hdd! + IDE_ENABLE <= '0'; -- enable IDE on first read + IDE_W_S <= '0'; + IDE_R_S <= '1'; + ROM_OE_S <= '1'; + else + IDE_W_S <= '1'; + IDE_R_S <= IDE_ENABLE; --read from IDE instead from ROM + ROM_OE_S <= not IDE_ENABLE; + end if; + else + IDE_R_S <= '1'; + IDE_W_S <= '1'; + ROM_OE_S <= '1'; + end if; + + end if; + end process ide_rw_gen; + + + --autoconfig + + autoconfig_done: process (reset, AS) + begin + if reset = '0' then + -- reset active ... + AUTO_CONFIG_DONE <="000"; + elsif rising_edge(AS) then -- no reset, so wait for rising edge of the nAS + AUTO_CONFIG_DONE <= AUTO_CONFIG_DONE_CYCLE; + end if; + end process autoconfig_done; + + + autoconfig_proc: process (reset, AMIGA_CLK) + begin + if rising_edge(AMIGA_CLK) then -- no reset, so wait for rising edge of the clock + if reset = '0' then + -- reset active ... + AUTO_CONFIG_DONE_CYCLE <="000"; + Dout1<="1111"; + --Dout2<="1111"; + SHUT_UP <="111"; + IDE_BASEADR<=x"FF"; + LAN_BASEADR<=x"FF"; + CP_BASEADR<=x"FF"; + elsif(autoconfig= '1' and AS='0') then + if(RW='1') then + if(AUTO_CONFIG_DONE(0)='0')then + case A(6 downto 1) is + when "000000" => + Dout1 <= "1100" ; --ZII, System-Memory, no ROM + when "000001" => Dout1 <= "0001" ; --one Card, 64KB =001 + when "000010" => Dout1 <= "1000" ; --ProductID high nibble : E->0001 + when "000011" => Dout1 <= "0100" ; --ProductID low nibble: F->0000 + --when "0001000" => Dout1 <= "1111" ; --Config HIGH: 0x20 and no shut down + --when "0001010" => Dout1 <= "1111" ; --Config LOW + --when "0010000" => Dout1 <= "1111" ; --Ventor ID 0 + when "001001" => Dout1 <= "0101" ; --Ventor ID 1 + when "001010" => Dout1 <= "1110" ; --Ventor ID 2 + when "001011" => Dout1 <= "0011" ; --Ventor ID 3 : $0A1C: A1K.org + --when "0011000" => Dout1 <= "1111" ; --Serial byte 0 (msb) high nibble + --when "0011010" => Dout1 <= "1111" ; --Serial byte 0 (msb) low nibble + --when "0011100" => Dout1 <= "1111" ; --Serial byte 1 high nibble + --when "0011110" => Dout1 <= "1111" ; --Serial byte 1 low nibble + --when "0100000" => Dout1 <= "1111" ; --Serial byte 2 high nibble + --when "0100010" => Dout1 <= "1111" ; --Serial byte 2 low nibble + --when "0100100" => Dout1 <= "1111" ; --Serial byte 3 (lsb) high nibble + --when "010001" => Dout1 <= "1000" ; --Serial byte 2 low nibble + when "010011" => Dout1 <= "1110" ; --Serial byte 3 (lsb) low nibble + when "100000" => Dout1 <= "0000" ; --Interrupt config: all zero + when "100001" => Dout1 <= "0000" ; --Interrupt config: all zero + when others => Dout1 <= "1111" ; + end case; + elsif(AUTO_CONFIG_DONE(1)='0')then + case A(6 downto 1) is + when "000000" => + if(AUTOBOOT_OFF ='0') then + Dout1 <= "1101" ; --ZII, no System-Memory, ROM + else + Dout1 <= "1100" ; --ZII, no System-Memory, no ROM + end if; + when "000001" => Dout1 <= "0001" ; --one Card, 64kb = 001 + --when "0000100" => Dout2 <= "1111" ; --ProductID high nibble : F->0000=0 + when "000011" => Dout1 <= "1001" ; --ProductID low nibble: 9->0110=6 + --when "0001000" => Dout <= "1111" ; --Config HIGH: 0x20 and no shut down + --when "0001010" => Dout2 <= "1111" ; --Config LOW + --when "0010000" => Dout2 <= "1111" ; --Ventor ID 0 + when "001001" => Dout1 <= "0111" ; --Ventor ID 1 + when "001010" => Dout1 <= "1101" ; --Ventor ID 2 + when "001011" => Dout1 <= "0011" ; --Ventor ID 3 : $082C: BSC + when "001100" => Dout1 <= "0100" ; --Serial byte 0 (msb) high nibble + when "001101" => Dout1 <= "1110" ; --Serial byte 0 (msb) low nibble + when "001110" => Dout1 <= "1001" ; --Serial byte 1 high nibble + when "001111" => Dout1 <= "0100" ; --Serial byte 1 low nibble + --when "0100000" => Dout2 <= "1111" ; --Serial byte 2 high nibble + --when "0100010" => Dout2 <= "1111" ; --Serial byte 2 low nibble + when "010010" => Dout1 <= "0100" ; --Serial byte 3 (lsb) high nibble + when "010011" => Dout1 <= "1010" ; --Serial byte 3 (lsb) low nibble: B16B00B5 + --when "0101000" => Dout2 <= "1111" ; --Rom vector high byte high nibble + --when "0101010" => Dout2 <= "1111" ; --Rom vector high byte low nibble + --when "0101100" => Dout2 <= "1111" ; --Rom vector low byte high nibble + when "010111" => Dout1 <= "1110" ; --Rom vector low byte low nibble + when "100000" => Dout1 <= "0000" ; --Interrupt config: all zero + when "100001" => Dout1 <= "0000" ; --Interrupt config: all zero + when others => Dout1 <= "1111" ; + end case; + elsif(AUTO_CONFIG_DONE(2)='0')then + case A(6 downto 1) is + when "000000" => + Dout1 <= "1100" ; --ZII, System-Memory, no ROM + when "000001" => Dout1 <= "0001" ; --one Card, 64KB =001 + when "000010" => Dout1 <= "1000" ; --ProductID high nibble : E->0001 + when "000011" => Dout1 <= "0011" ; --ProductID low nibble: F->0000 + --when "0001000" => Dout1 <= "1111" ; --Config HIGH: 0x20 and no shut down + --when "0001010" => Dout1 <= "1111" ; --Config LOW + --when "0010000" => Dout1 <= "1111" ; --Ventor ID 0 + when "001001" => Dout1 <= "0101" ; --Ventor ID 1 + when "001010" => Dout1 <= "1110" ; --Ventor ID 2 + when "001011" => Dout1 <= "0011" ; --Ventor ID 3 : $0A1C: A1K.org + --when "0011000" => Dout1 <= "1111" ; --Serial byte 0 (msb) high nibble + --when "0011010" => Dout1 <= "1111" ; --Serial byte 0 (msb) low nibble + --when "0011100" => Dout1 <= "1111" ; --Serial byte 1 high nibble + --when "0011110" => Dout1 <= "1111" ; --Serial byte 1 low nibble + --when "0100000" => Dout1 <= "1111" ; --Serial byte 2 high nibble + --when "0100010" => Dout1 <= "1111" ; --Serial byte 2 low nibble + --when "0100100" => Dout1 <= "1111" ; --Serial byte 3 (lsb) high nibble + --when "010001" => Dout1 <= "1000" ; --Serial byte 2 low nibble + when "010011" => Dout1 <= "1110" ; --Serial byte 3 (lsb) low nibble + when "100000" => Dout1 <= "0000" ; --Interrupt config: all zero + when "100001" => Dout1 <= "0000" ; --Interrupt config: all zero + when others => Dout1 <= "1111" ; + end case; + elsif(AUTO_CONFIG_DONE(1)='0')then + end if; + else --write + if( UDS='0' )then + if(AUTO_CONFIG_DONE(0)='0')then + if(A (6 downto 1)="100100")then + LAN_BASEADR(7 downto 0) <= D(15 downto 8); --Base adress + AUTO_CONFIG_DONE_CYCLE(0) <='1'; --done here + SHUT_UP(0) <='0'; --enable board + elsif(A (6 downto 1)="100110")then + AUTO_CONFIG_DONE_CYCLE(0) <='1'; --done here + end if; + elsif(AUTO_CONFIG_DONE(1)='0')then + -- if(AUTO_CONFIG_DONE(1)='0')then + if(A (6 downto 1)="100100")then + IDE_BASEADR(7 downto 0) <= D(15 downto 8); --Base adress + SHUT_UP(1) <= '0'; --enable board + AUTO_CONFIG_DONE_CYCLE(1) <='1'; --done here + elsif(A (6 downto 1)="100110")then + AUTO_CONFIG_DONE_CYCLE(1) <='1'; --done here + end if; + elsif(AUTO_CONFIG_DONE(2)='0')then + -- if(AUTO_CONFIG_DONE(1)='0')then + if(A (6 downto 1)="100100")then + CP_BASEADR(7 downto 0) <= D(15 downto 8); --Base adress + SHUT_UP(2) <= '0'; --enable board + AUTO_CONFIG_DONE_CYCLE(2) <='1'; --done here + elsif(A (6 downto 1)="100110")then + AUTO_CONFIG_DONE_CYCLE(2) <='1'; --done here + end if; + end if; + end if; + end if; + end if; + end if; + end process autoconfig_proc; --- that's all + + + + --signal assignment + D <= --RAM_D when RW='1' and TRANSFER_IN_PROGRES ='1' else + Dout1 & "111111111111" when RW='1' and AUTOCONFIG_IN_PROGRESS ='1' else + "ZZZZZZZZZZZZZZZZ"; +-- +-- DRAM <= D when RW='0' and AS ='0' else +-- "ZZZZZZZZZZZZZZZZ"; + + IDE_W <= IDE_W_S; + IDE_R <= IDE_R_S; + IDE_CS(0)<= not(A(12)); + IDE_CS(1)<= not(A(13)); + IDE_A(0) <= A(9); + IDE_A(1) <= A(10); + IDE_A(2) <= A(11); + ROM_B <= "00"; + ROM_OE <= ROM_OE_S; + + +-- DTACK <= DTACK_S when --TRANSFER_IN_PROGRES ='1' or +-- AUTOCONFIG_IN_PROGRES ='1' +-- else 'Z'; + + DTACK <= 'Z'; end Behavioral; diff --git a/Logic/LAN_IDE/LAN_IDE_CP.vm6 b/Logic/LAN_IDE/LAN_IDE_CP.vm6 new file mode 100644 index 0000000..9147c94 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.vm6 @@ -0,0 +1,4110 @@ +NDS Database: version P.68d + +NDS_INFO | xc9500xl | 95144XL144TQ | XC95144XL-10-TQ144 + +DEVICE | 95144XL | 95144XL144TQ | + +NETWORK | LAN_IDE_CP | 0 | 0 | 16391 + +INPUT_INSTANCE | 0 | 0 | NULL | RESET_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 2 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | RESET | 5041 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 9 | 5 | II_FSRINV +NODE | FSR-IO_0 | 4911 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 9 | 5 | II_FSRINV + +INPUT_INSTANCE | 0 | 0 | NULL | RW_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | RW | 5043 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_1_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<1> | 5047 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_2_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<2> | 5050 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_5_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<5> | 5045 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_6_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<6> | 5048 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_3_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<3> | 5049 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | AS_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | AS | 5044 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_4_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<4> | 5046 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | NoOpt+Inv+PrldLow+PinTrst+OptxMapped | D<13>_BUFR.MC | LAN_IDE_CP_COPY_0_COPY_0 | 2155889936 | 17 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<1>.UIM | 4913 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_2.Q | _12_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP17_.EXP | 5371 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP17_.EXP | EXP17_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N1$BUF2.EXP | 5372 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF2.EXP | N1$BUF2 | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | D<13>_BUFR | 5335 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<1>.Q | D<13>_BUFR.MC | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | Dout1<1>.SI | D<13>_BUFR.MC | 0 | 17 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<1>.UIM | 4913 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_2.Q | _12_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP17_.EXP | 5371 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP17_.EXP | EXP17_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N1$BUF2.EXP | 5372 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF2.EXP | N1$BUF2 | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | Dout1<1>.D1 | 5069 | ? | 0 | 4096 | D<13>_BUFR.MC | NULL | NULL | Dout1<1>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | Dout1<1>.D2 | 5070 | ? | 0 | 4096 | D<13>_BUFR.MC | NULL | NULL | Dout1<1>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | EXP17_.EXP +SPPTERM | 1 | IV_TRUE | N1$BUF2.EXP +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<1>.UIM | IV_TRUE | AS_IBUF +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<1>.UIM | IV_FALSE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_4_IBUF | IV_FALSE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | Dout1<1>.CLKF | 5071 | ? | 0 | 4096 | D<13>_BUFR.MC | NULL | NULL | Dout1<1>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | Dout1<1>.REG | D<13>_BUFR.MC | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | Dout1<1>.D | 5068 | ? | 0 | 0 | D<13>_BUFR.MC | NULL | NULL | Dout1<1>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | Dout1<1>.CLKF | 5071 | ? | 0 | 4096 | D<13>_BUFR.MC | NULL | NULL | Dout1<1>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | Dout1<1>.Q | 5074 | ? | 0 | 0 | D<13>_BUFR.MC | NULL | NULL | Dout1<1>.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | AUTOBOOT_OFF_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | AUTOBOOT_OFF | 5055 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | AUTOBOOT_OFF_IBUF | 4953 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AUTOBOOT_OFF_IBUF | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | NoOpt+Inv+PrldLow+PinTrst+OptxMapped | D<12>_BUFR.MC | LAN_IDE_CP_COPY_0_COPY_0 | 2155889936 | 17 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOBOOT_OFF_IBUF | 4953 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AUTOBOOT_OFF_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_CS_1_OBUF.EXP | 5353 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_CS_1_OBUF.EXP | IDE_CS_1_OBUF | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP14_.EXP | 5357 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP14_.EXP | EXP14_ | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | D<12>_BUFR | 5319 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<0>.Q | D<12>_BUFR.MC | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | Dout1<0>.SI | D<12>_BUFR.MC | 0 | 17 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOBOOT_OFF_IBUF | 4953 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AUTOBOOT_OFF_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_CS_1_OBUF.EXP | 5353 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_CS_1_OBUF.EXP | IDE_CS_1_OBUF | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP14_.EXP | 5357 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP14_.EXP | EXP14_ | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | Dout1<0>.D1 | 5076 | ? | 0 | 4096 | D<12>_BUFR.MC | NULL | NULL | Dout1<0>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | Dout1<0>.D2 | 5077 | ? | 0 | 4096 | D<12>_BUFR.MC | NULL | NULL | Dout1<0>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | IDE_CS_1_OBUF.EXP +SPPTERM | 1 | IV_TRUE | EXP14_.EXP +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_4_IBUF | IV_FALSE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | AUTOBOOT_OFF_IBUF | IV_TRUE | autoconfig +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | Dout1<0>.CLKF | 5078 | ? | 0 | 4096 | D<12>_BUFR.MC | NULL | NULL | Dout1<0>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | Dout1<0>.REG | D<12>_BUFR.MC | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | Dout1<0>.D | 5075 | ? | 0 | 0 | D<12>_BUFR.MC | NULL | NULL | Dout1<0>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | Dout1<0>.CLKF | 5078 | ? | 0 | 4096 | D<12>_BUFR.MC | NULL | NULL | Dout1<0>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | Dout1<0>.Q | 5081 | ? | 0 | 0 | D<12>_BUFR.MC | NULL | NULL | Dout1<0>.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | NoOpt+Inv+PrldLow+PinTrst+OptxMapped | D<14>_BUFR.MC | LAN_IDE_CP_COPY_0_COPY_0 | 2155889936 | 16 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP15_.EXP | 5366 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP15_.EXP | EXP15_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP18_.EXP | 5373 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP18_.EXP | EXP18_ | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | D<14>_BUFR | 5327 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<2>.Q | D<14>_BUFR.MC | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | Dout1<2>.SI | D<14>_BUFR.MC | 0 | 16 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP15_.EXP | 5366 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP15_.EXP | EXP15_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP18_.EXP | 5373 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP18_.EXP | EXP18_ | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | Dout1<2>.D1 | 5083 | ? | 0 | 4096 | D<14>_BUFR.MC | NULL | NULL | Dout1<2>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | Dout1<2>.D2 | 5084 | ? | 0 | 4096 | D<14>_BUFR.MC | NULL | NULL | Dout1<2>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | EXP15_.EXP +SPPTERM | 1 | IV_TRUE | EXP18_.EXP +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 12 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | Dout1<2>.CLKF | 5085 | ? | 0 | 4096 | D<14>_BUFR.MC | NULL | NULL | Dout1<2>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | Dout1<2>.REG | D<14>_BUFR.MC | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | Dout1<2>.D | 5082 | ? | 0 | 0 | D<14>_BUFR.MC | NULL | NULL | Dout1<2>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | Dout1<2>.CLKF | 5085 | ? | 0 | 4096 | D<14>_BUFR.MC | NULL | NULL | Dout1<2>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | Dout1<2>.Q | 5088 | ? | 0 | 0 | D<14>_BUFR.MC | NULL | NULL | Dout1<2>.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | NoOpt+Inv+PrldLow+PinTrst+OptxMapped | D<15>_BUFR.MC | LAN_IDE_CP_COPY_0_COPY_0 | 2155889936 | 14 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<3>.UIM | 4922 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_3.Q | _13_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP22_.EXP | 5384 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP22_.EXP | EXP22_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP23_.EXP | 5385 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP23_.EXP | EXP23_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | D<15>_BUFR | 5343 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<3>.Q | D<15>_BUFR.MC | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | Dout1<3>.SI | D<15>_BUFR.MC | 0 | 14 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<3>.UIM | 4922 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_3.Q | _13_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP22_.EXP | 5384 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP22_.EXP | EXP22_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP23_.EXP | 5385 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP23_.EXP | EXP23_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | Dout1<3>.D1 | 5090 | ? | 0 | 4096 | D<15>_BUFR.MC | NULL | NULL | Dout1<3>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | Dout1<3>.D2 | 5091 | ? | 0 | 4096 | D<15>_BUFR.MC | NULL | NULL | Dout1<3>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | EXP22_.EXP +SPPTERM | 1 | IV_TRUE | EXP23_.EXP +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<3>.UIM | IV_FALSE | RW_IBUF +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<3>.UIM | IV_TRUE | AS_IBUF +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<3>.UIM | IV_FALSE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | Dout1<3>.CLKF | 5092 | ? | 0 | 4096 | D<15>_BUFR.MC | NULL | NULL | Dout1<3>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | Dout1<3>.REG | D<15>_BUFR.MC | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | Dout1<3>.D | 5089 | ? | 0 | 0 | D<15>_BUFR.MC | NULL | NULL | Dout1<3>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | Dout1<3>.CLKF | 5092 | ? | 0 | 4096 | D<15>_BUFR.MC | NULL | NULL | Dout1<3>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | Dout1<3>.Q | 5095 | ? | 0 | 0 | D<15>_BUFR.MC | NULL | NULL | Dout1<3>.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | UDS_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | UDS | 5042 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_23_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<23> | 5051 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_23_IBUF | 4933 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_22_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<22> | 5052 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_22_IBUF | 4934 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_21_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<21> | 5053 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_21_IBUF | 4935 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_19_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<19> | 5054 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_19_IBUF | 4936 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | PrldLow+OptxMapped | AUTO_CONFIG_DONE<0> | LAN_IDE_CP_COPY_0_COPY_0 | 2155873280 | 3 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<0> | 4940 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<0>.Q | AUTO_CONFIG_DONE_CYCLE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | FSR-IO_0 | 4911 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 9 | 5 | II_FSRINV +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | AUTO_CONFIG_DONE<0>.SI | AUTO_CONFIG_DONE<0> | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<0> | 4940 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<0>.Q | AUTO_CONFIG_DONE_CYCLE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | AUTO_CONFIG_DONE<0>.D1 | 5097 | ? | 0 | 4096 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | AUTO_CONFIG_DONE<0>.D2 | 5098 | ? | 0 | 4096 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | AUTO_CONFIG_DONE_CYCLE<0> +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | AUTO_CONFIG_DONE<0>.CLKF | 5099 | ? | 0 | 4096 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | AS_IBUF + +SRFF_INSTANCE | AUTO_CONFIG_DONE<0>.REG | AUTO_CONFIG_DONE<0> | 0 | 3 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | AUTO_CONFIG_DONE<0>.D | 5096 | ? | 0 | 0 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | AUTO_CONFIG_DONE<0>.CLKF | 5099 | ? | 0 | 4096 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | AS_IBUF +INPUT_NODE_TYPE | 3 | 8 | SRFF_R +NODE | FSR-IO_0 | 4911 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 9 | 5 | II_FSRINV +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | AUTO_CONFIG_DONE<0>.Q | 5100 | ? | 0 | 0 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | PrldLow+OptxMapped | AUTO_CONFIG_DONE<1> | LAN_IDE_CP_COPY_0_COPY_0 | 2155873280 | 3 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<1> | 4941 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<1>.Q | AUTO_CONFIG_DONE_CYCLE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | FSR-IO_0 | 4911 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 9 | 5 | II_FSRINV +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | AUTO_CONFIG_DONE<1>.SI | AUTO_CONFIG_DONE<1> | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<1> | 4941 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<1>.Q | AUTO_CONFIG_DONE_CYCLE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | AUTO_CONFIG_DONE<1>.D1 | 5102 | ? | 0 | 4096 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | AUTO_CONFIG_DONE<1>.D2 | 5103 | ? | 0 | 4096 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | AUTO_CONFIG_DONE_CYCLE<1> +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | AUTO_CONFIG_DONE<1>.CLKF | 5104 | ? | 0 | 4096 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | AS_IBUF + +SRFF_INSTANCE | AUTO_CONFIG_DONE<1>.REG | AUTO_CONFIG_DONE<1> | 0 | 3 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | AUTO_CONFIG_DONE<1>.D | 5101 | ? | 0 | 0 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | AUTO_CONFIG_DONE<1>.CLKF | 5104 | ? | 0 | 4096 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | AS_IBUF +INPUT_NODE_TYPE | 3 | 8 | SRFF_R +NODE | FSR-IO_0 | 4911 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 9 | 5 | II_FSRINV +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | AUTO_CONFIG_DONE<1>.Q | 5105 | ? | 0 | 0 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | PrldLow+OptxMapped | AUTO_CONFIG_DONE<2> | LAN_IDE_CP_COPY_0_COPY_0 | 2155873280 | 3 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<2> | 4942 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<2>.Q | AUTO_CONFIG_DONE_CYCLE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | FSR-IO_0 | 4911 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 9 | 5 | II_FSRINV +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | AUTO_CONFIG_DONE<2>.SI | AUTO_CONFIG_DONE<2> | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<2> | 4942 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<2>.Q | AUTO_CONFIG_DONE_CYCLE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | AUTO_CONFIG_DONE<2>.D1 | 5107 | ? | 0 | 4096 | AUTO_CONFIG_DONE<2> | NULL | NULL | AUTO_CONFIG_DONE<2>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | AUTO_CONFIG_DONE<2>.D2 | 5108 | ? | 0 | 4096 | AUTO_CONFIG_DONE<2> | NULL | NULL | AUTO_CONFIG_DONE<2>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | AUTO_CONFIG_DONE_CYCLE<2> +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | AUTO_CONFIG_DONE<2>.CLKF | 5109 | ? | 0 | 4096 | AUTO_CONFIG_DONE<2> | NULL | NULL | AUTO_CONFIG_DONE<2>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | AS_IBUF + +SRFF_INSTANCE | AUTO_CONFIG_DONE<2>.REG | AUTO_CONFIG_DONE<2> | 0 | 3 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | AUTO_CONFIG_DONE<2>.D | 5106 | ? | 0 | 0 | AUTO_CONFIG_DONE<2> | NULL | NULL | AUTO_CONFIG_DONE<2>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | AUTO_CONFIG_DONE<2>.CLKF | 5109 | ? | 0 | 4096 | AUTO_CONFIG_DONE<2> | NULL | NULL | AUTO_CONFIG_DONE<2>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | AS_IBUF +INPUT_NODE_TYPE | 3 | 8 | SRFF_R +NODE | FSR-IO_0 | 4911 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 9 | 5 | II_FSRINV +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | AUTO_CONFIG_DONE<2>.Q | 5110 | ? | 0 | 0 | AUTO_CONFIG_DONE<2> | NULL | NULL | AUTO_CONFIG_DONE<2>.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | PrldLow+OptxMapped | AUTO_CONFIG_DONE_CYCLE<0> | LAN_IDE_CP_COPY_0_COPY_0 | 2155873280 | 17 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<0> | 4940 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<0>.Q | AUTO_CONFIG_DONE_CYCLE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<7> | 4951 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.Q | IDE_BASEADR<7> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N4 | 4967 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N4 | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | AUTO_CONFIG_DONE_CYCLE<0> | 4940 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<0>.Q | AUTO_CONFIG_DONE_CYCLE<0> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | AUTO_CONFIG_DONE_CYCLE<0>.EXP | 5368 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<0>.EXP | AUTO_CONFIG_DONE_CYCLE<0> | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | AUTO_CONFIG_DONE_CYCLE<0>.SI | AUTO_CONFIG_DONE_CYCLE<0> | 0 | 17 | 4 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<0> | 4940 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<0>.Q | AUTO_CONFIG_DONE_CYCLE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<7> | 4951 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.Q | IDE_BASEADR<7> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N4 | 4967 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N4 | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<0>.D1 | 5112 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<0> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<0>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<0>.D2 | 5113 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<0> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<0>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_TRUE | RESET_IBUF | IV_TRUE | AUTO_CONFIG_DONE_CYCLE<0> +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<0>.CLKF | 5114 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<0> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<0>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<0>.EXP | 5360 | ? | 0 | 0 | AUTO_CONFIG_DONE_CYCLE<0> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<0>.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 15 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | IDE_BASEADR<7> | IV_TRUE | autoconfig | IV_FALSE | N4 + +SRFF_INSTANCE | AUTO_CONFIG_DONE_CYCLE<0>.REG | AUTO_CONFIG_DONE_CYCLE<0> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | AUTO_CONFIG_DONE_CYCLE<0>.D | 5111 | ? | 0 | 0 | AUTO_CONFIG_DONE_CYCLE<0> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<0>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<0>.CLKF | 5114 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<0> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<0>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | AUTO_CONFIG_DONE_CYCLE<0>.Q | 5115 | ? | 0 | 0 | AUTO_CONFIG_DONE_CYCLE<0> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<0>.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | PrldLow+OptxMapped | AUTO_CONFIG_DONE_CYCLE<1> | LAN_IDE_CP_COPY_0_COPY_0 | 2155873280 | 14 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<1> | 4941 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<1>.Q | AUTO_CONFIG_DONE_CYCLE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | AUTO_CONFIG_DONE_CYCLE<1> | 4941 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<1>.Q | AUTO_CONFIG_DONE_CYCLE<1> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | AUTO_CONFIG_DONE_CYCLE<1>.SI | AUTO_CONFIG_DONE_CYCLE<1> | 0 | 14 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<1> | 4941 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<1>.Q | AUTO_CONFIG_DONE_CYCLE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<1>.D1 | 5117 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<1> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<1>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<1>.D2 | 5118 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<1> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<1>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_TRUE | RESET_IBUF | IV_TRUE | AUTO_CONFIG_DONE_CYCLE<1> +SPPTERM | 12 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<1>.CLKF | 5119 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<1> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<1>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | AUTO_CONFIG_DONE_CYCLE<1>.REG | AUTO_CONFIG_DONE_CYCLE<1> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | AUTO_CONFIG_DONE_CYCLE<1>.D | 5116 | ? | 0 | 0 | AUTO_CONFIG_DONE_CYCLE<1> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<1>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<1>.CLKF | 5119 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<1> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<1>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | AUTO_CONFIG_DONE_CYCLE<1>.Q | 5120 | ? | 0 | 0 | AUTO_CONFIG_DONE_CYCLE<1> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<1>.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | PrldLow+OptxMapped | AUTO_CONFIG_DONE_CYCLE<2> | LAN_IDE_CP_COPY_0_COPY_0 | 2155873280 | 15 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<2> | 4942 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<2>.Q | AUTO_CONFIG_DONE_CYCLE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | AUTO_CONFIG_DONE_CYCLE<2> | 4942 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<2>.Q | AUTO_CONFIG_DONE_CYCLE<2> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | AUTO_CONFIG_DONE_CYCLE<2>.SI | AUTO_CONFIG_DONE_CYCLE<2> | 0 | 15 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<2> | 4942 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<2>.Q | AUTO_CONFIG_DONE_CYCLE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<2>.D1 | 5122 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<2> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<2>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<2>.D2 | 5123 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<2> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<2>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_TRUE | RESET_IBUF | IV_TRUE | AUTO_CONFIG_DONE_CYCLE<2> +SPPTERM | 13 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<2>.CLKF | 5124 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<2> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<2>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | AUTO_CONFIG_DONE_CYCLE<2>.REG | AUTO_CONFIG_DONE_CYCLE<2> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | AUTO_CONFIG_DONE_CYCLE<2>.D | 5121 | ? | 0 | 0 | AUTO_CONFIG_DONE_CYCLE<2> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<2>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | AUTO_CONFIG_DONE_CYCLE<2>.CLKF | 5124 | ? | 0 | 4096 | AUTO_CONFIG_DONE_CYCLE<2> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<2>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | AUTO_CONFIG_DONE_CYCLE<2>.Q | 5125 | ? | 0 | 0 | AUTO_CONFIG_DONE_CYCLE<2> | NULL | NULL | AUTO_CONFIG_DONE_CYCLE<2>.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | N5 | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | D<8> | 5021 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<8> | 0 | 6 | OI_OUT +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | N5 | 4960 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N5 | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | IDE_BASEADR<0> | LAN_IDE_CP_COPY_0_COPY_0 | 2155877376 | 16 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<0> | 4943 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<0>.Q | IDE_BASEADR<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N5 | 4960 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N5 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | IDE_BASEADR<0> | 4943 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<0>.Q | IDE_BASEADR<0> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | IDE_BASEADR<0>.SI | IDE_BASEADR<0> | 0 | 16 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<0> | 4943 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<0>.Q | IDE_BASEADR<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N5 | 4960 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N5 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_BASEADR<0>.D1 | 5127 | ? | 0 | 4096 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_BASEADR<0>.D2 | 5128 | ? | 0 | 4096 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_FALSE | RESET_IBUF | IV_FALSE | IDE_BASEADR<0> +SPPTERM | 14 | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | IDE_BASEADR<0> | IV_TRUE | autoconfig | IV_TRUE | N5 +SPPTERM | 15 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | IDE_BASEADR<0> | IV_TRUE | autoconfig | IV_FALSE | N5 +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_BASEADR<0>.CLKF | 5129 | ? | 0 | 4096 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | IDE_BASEADR<0>.REG | IDE_BASEADR<0> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_BASEADR<0>.D | 5126 | ? | 0 | 0 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_BASEADR<0>.CLKF | 5129 | ? | 0 | 4096 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_BASEADR<0>.Q | 5130 | ? | 0 | 0 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | N11 | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | D<12> | 5014 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<12> | 0 | 6 | OI_OUT +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | N11 | 4964 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N11 | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | IDE_BASEADR<4> | LAN_IDE_CP_COPY_0_COPY_0 | 2155877376 | 16 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<4> | 4944 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<4>.Q | IDE_BASEADR<4> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N11 | 4964 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N11 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | IDE_BASEADR<4> | 4944 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<4>.Q | IDE_BASEADR<4> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | IDE_BASEADR<4>.SI | IDE_BASEADR<4> | 0 | 16 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<4> | 4944 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<4>.Q | IDE_BASEADR<4> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N11 | 4964 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N11 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_BASEADR<4>.D1 | 5132 | ? | 0 | 4096 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_BASEADR<4>.D2 | 5133 | ? | 0 | 4096 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_FALSE | RESET_IBUF | IV_FALSE | IDE_BASEADR<4> +SPPTERM | 14 | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | IDE_BASEADR<4> | IV_TRUE | autoconfig | IV_TRUE | N11 +SPPTERM | 15 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | IDE_BASEADR<4> | IV_TRUE | autoconfig | IV_FALSE | N11 +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_BASEADR<4>.CLKF | 5134 | ? | 0 | 4096 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | IDE_BASEADR<4>.REG | IDE_BASEADR<4> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_BASEADR<4>.D | 5131 | ? | 0 | 0 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_BASEADR<4>.CLKF | 5134 | ? | 0 | 4096 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_BASEADR<4>.Q | 5135 | ? | 0 | 0 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | N2 | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | D<13> | 5013 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<13> | 0 | 6 | OI_OUT +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | N2 | 4965 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N2 | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | IDE_BASEADR<5> | LAN_IDE_CP_COPY_0_COPY_0 | 2155877376 | 16 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<5> | 4945 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<5>.Q | IDE_BASEADR<5> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N2 | 4965 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N2 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | IDE_BASEADR<5> | 4945 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<5>.Q | IDE_BASEADR<5> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | IDE_BASEADR<5>.SI | IDE_BASEADR<5> | 0 | 16 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<5> | 4945 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<5>.Q | IDE_BASEADR<5> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N2 | 4965 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N2 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_BASEADR<5>.D1 | 5137 | ? | 0 | 4096 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_BASEADR<5>.D2 | 5138 | ? | 0 | 4096 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_FALSE | RESET_IBUF | IV_FALSE | IDE_BASEADR<5> +SPPTERM | 14 | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | IDE_BASEADR<5> | IV_TRUE | autoconfig | IV_TRUE | N2 +SPPTERM | 15 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | IDE_BASEADR<5> | IV_TRUE | autoconfig | IV_FALSE | N2 +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_BASEADR<5>.CLKF | 5139 | ? | 0 | 4096 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | IDE_BASEADR<5>.REG | IDE_BASEADR<5> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_BASEADR<5>.D | 5136 | ? | 0 | 0 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_BASEADR<5>.CLKF | 5139 | ? | 0 | 4096 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_BASEADR<5>.Q | 5140 | ? | 0 | 0 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | IDE_ENABLE | LAN_IDE_CP_COPY_0_COPY_0 | 2155873536 | 6 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_ENABLE | 4946 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide | 4958 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide.Q | ide | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | IDE_ENABLE | 4946 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | IDE_ENABLE.SI | IDE_ENABLE | 0 | 6 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_ENABLE | 4946 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide | 4958 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide.Q | ide | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_ENABLE.D1 | 5142 | ? | 0 | 4096 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_ENABLE.D2 | 5143 | ? | 0 | 4096 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_TRUE | RESET_IBUF | IV_FALSE | IDE_ENABLE +SPPTERM | 4 | IV_TRUE | RESET_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_TRUE | ide +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_ENABLE.CLKF | 5144 | ? | 0 | 4096 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | IDE_ENABLE.REG | IDE_ENABLE | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_ENABLE.D | 5141 | ? | 0 | 0 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_ENABLE.CLKF | 5144 | ? | 0 | 4096 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_ENABLE.Q | 5145 | ? | 0 | 0 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | N6 | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | D<9> | 5020 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<9> | 0 | 6 | OI_OUT +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | N6 | 4961 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N6 | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | IDE_BASEADR<1> | LAN_IDE_CP_COPY_0_COPY_0 | 2155877376 | 16 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<1> | 4947 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<1>.Q | IDE_BASEADR<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N6 | 4961 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N6 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | IDE_BASEADR<1> | 4947 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<1>.Q | IDE_BASEADR<1> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | IDE_BASEADR<1>.SI | IDE_BASEADR<1> | 0 | 16 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<1> | 4947 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<1>.Q | IDE_BASEADR<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N6 | 4961 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N6 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_BASEADR<1>.D1 | 5147 | ? | 0 | 4096 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_BASEADR<1>.D2 | 5148 | ? | 0 | 4096 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_FALSE | RESET_IBUF | IV_FALSE | IDE_BASEADR<1> +SPPTERM | 14 | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | IDE_BASEADR<1> | IV_TRUE | autoconfig | IV_TRUE | N6 +SPPTERM | 15 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | IDE_BASEADR<1> | IV_TRUE | autoconfig | IV_FALSE | N6 +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_BASEADR<1>.CLKF | 5149 | ? | 0 | 4096 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | IDE_BASEADR<1>.REG | IDE_BASEADR<1> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_BASEADR<1>.D | 5146 | ? | 0 | 0 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_BASEADR<1>.CLKF | 5149 | ? | 0 | 4096 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_BASEADR<1>.Q | 5150 | ? | 0 | 0 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | N7 | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | D<10> | 5031 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<10> | 0 | 6 | OI_OUT +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | N7 | 4962 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N7 | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | IDE_BASEADR<2> | LAN_IDE_CP_COPY_0_COPY_0 | 2155877376 | 16 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<2> | 4948 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<2>.Q | IDE_BASEADR<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N7 | 4962 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N7 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | IDE_BASEADR<2> | 4948 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<2>.Q | IDE_BASEADR<2> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | IDE_BASEADR<2>.SI | IDE_BASEADR<2> | 0 | 16 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<2> | 4948 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<2>.Q | IDE_BASEADR<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N7 | 4962 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N7 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_BASEADR<2>.D1 | 5152 | ? | 0 | 4096 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_BASEADR<2>.D2 | 5153 | ? | 0 | 4096 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_FALSE | RESET_IBUF | IV_FALSE | IDE_BASEADR<2> +SPPTERM | 14 | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | IDE_BASEADR<2> | IV_TRUE | autoconfig | IV_TRUE | N7 +SPPTERM | 15 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | IDE_BASEADR<2> | IV_TRUE | autoconfig | IV_FALSE | N7 +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_BASEADR<2>.CLKF | 5154 | ? | 0 | 4096 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | IDE_BASEADR<2>.REG | IDE_BASEADR<2> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_BASEADR<2>.D | 5151 | ? | 0 | 0 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_BASEADR<2>.CLKF | 5154 | ? | 0 | 4096 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_BASEADR<2>.Q | 5155 | ? | 0 | 0 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | N0 | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | D<11> | 5030 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<11> | 0 | 6 | OI_OUT +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | N0 | 4963 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N0 | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | IDE_BASEADR<3> | LAN_IDE_CP_COPY_0_COPY_0 | 2155877376 | 16 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<3> | 4949 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<3>.Q | IDE_BASEADR<3> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N0 | 4963 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N0 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | IDE_BASEADR<3> | 4949 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<3>.Q | IDE_BASEADR<3> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | IDE_BASEADR<3>.SI | IDE_BASEADR<3> | 0 | 16 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<3> | 4949 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<3>.Q | IDE_BASEADR<3> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N0 | 4963 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N0 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_BASEADR<3>.D1 | 5157 | ? | 0 | 4096 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_BASEADR<3>.D2 | 5158 | ? | 0 | 4096 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_FALSE | RESET_IBUF | IV_FALSE | IDE_BASEADR<3> +SPPTERM | 14 | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | IDE_BASEADR<3> | IV_TRUE | autoconfig | IV_TRUE | N0 +SPPTERM | 15 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | IDE_BASEADR<3> | IV_TRUE | autoconfig | IV_FALSE | N0 +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_BASEADR<3>.CLKF | 5159 | ? | 0 | 4096 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | IDE_BASEADR<3>.REG | IDE_BASEADR<3> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_BASEADR<3>.D | 5156 | ? | 0 | 0 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_BASEADR<3>.CLKF | 5159 | ? | 0 | 4096 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_BASEADR<3>.Q | 5160 | ? | 0 | 0 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | N3 | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | D<14> | 5015 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<14> | 0 | 6 | OI_OUT +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | N3 | 4966 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N3 | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | IDE_BASEADR<6> | LAN_IDE_CP_COPY_0_COPY_0 | 2155877376 | 16 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<6> | 4950 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.Q | IDE_BASEADR<6> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<7>.EXP | 5369 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.EXP | IDE_BASEADR<7> | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | IDE_BASEADR<6> | 4950 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.Q | IDE_BASEADR<6> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | IDE_BASEADR<6>.EXP | 5370 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.EXP | IDE_BASEADR<6> | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | IDE_BASEADR<6>.SI | IDE_BASEADR<6> | 0 | 16 | 4 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<6> | 4950 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.Q | IDE_BASEADR<6> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<7>.EXP | 5369 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.EXP | IDE_BASEADR<7> | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_BASEADR<6>.D1 | 5162 | ? | 0 | 4096 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_BASEADR<6>.D2 | 5163 | ? | 0 | 4096 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | IDE_BASEADR<7>.EXP +SPPTERM | 2 | IV_FALSE | RESET_IBUF | IV_FALSE | IDE_BASEADR<6> +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_BASEADR<6>.CLKF | 5164 | ? | 0 | 4096 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | IDE_BASEADR<6>.EXP | 5362 | ? | 0 | 0 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +SPPTERM | 12 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_TRUE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig + +SRFF_INSTANCE | IDE_BASEADR<6>.REG | IDE_BASEADR<6> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_BASEADR<6>.D | 5161 | ? | 0 | 0 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_BASEADR<6>.CLKF | 5164 | ? | 0 | 4096 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_BASEADR<6>.Q | 5165 | ? | 0 | 0 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | N4 | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | D<15> | 5016 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<15> | 0 | 6 | OI_OUT +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | N4 | 4967 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N4 | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | IDE_BASEADR<7> | LAN_IDE_CP_COPY_0_COPY_0 | 2155877376 | 19 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<7> | 4951 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.Q | IDE_BASEADR<7> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N4 | 4967 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N4 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<6> | 4950 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.Q | IDE_BASEADR<6> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N3 | 4966 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N3 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<0>.EXP | 5368 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<0>.EXP | AUTO_CONFIG_DONE_CYCLE<0> | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | IDE_BASEADR<7> | 4951 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.Q | IDE_BASEADR<7> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | IDE_BASEADR<7>.EXP | 5369 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.EXP | IDE_BASEADR<7> | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | IDE_BASEADR<7>.SI | IDE_BASEADR<7> | 0 | 19 | 4 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<7> | 4951 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.Q | IDE_BASEADR<7> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N4 | 4967 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N4 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<6> | 4950 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.Q | IDE_BASEADR<6> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N3 | 4966 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | N3 | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE_CYCLE<0>.EXP | 5368 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE_CYCLE<0>.EXP | AUTO_CONFIG_DONE_CYCLE<0> | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_BASEADR<7>.D1 | 5167 | ? | 0 | 4096 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_BASEADR<7>.D2 | 5168 | ? | 0 | 4096 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | AUTO_CONFIG_DONE_CYCLE<0>.EXP +SPPTERM | 2 | IV_FALSE | RESET_IBUF | IV_FALSE | IDE_BASEADR<7> +SPPTERM | 14 | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | IDE_BASEADR<7> | IV_TRUE | autoconfig | IV_TRUE | N4 +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_BASEADR<7>.CLKF | 5169 | ? | 0 | 4096 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | IDE_BASEADR<7>.EXP | 5361 | ? | 0 | 0 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 14 | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | IDE_BASEADR<6> | IV_TRUE | autoconfig | IV_TRUE | N3 +SPPTERM | 15 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | IDE_BASEADR<6> | IV_TRUE | autoconfig | IV_FALSE | N3 + +SRFF_INSTANCE | IDE_BASEADR<7>.REG | IDE_BASEADR<7> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_BASEADR<7>.D | 5166 | ? | 0 | 0 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_BASEADR<7>.CLKF | 5169 | ? | 0 | 4096 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_BASEADR<7>.Q | 5170 | ? | 0 | 0 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | SHUT_UP<1> | LAN_IDE_CP_COPY_0_COPY_0 | 2155873536 | 15 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | SHUT_UP<1> | 4952 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | SHUT_UP<1>.Q | SHUT_UP<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | SHUT_UP<1> | 4952 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | SHUT_UP<1>.Q | SHUT_UP<1> | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | SHUT_UP<1>.SI | SHUT_UP<1> | 0 | 15 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | SHUT_UP<1> | 4952 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | SHUT_UP<1>.Q | SHUT_UP<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | UDS_IBUF | 4924 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | UDS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | SHUT_UP<1>.D1 | 5172 | ? | 0 | 4096 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | SHUT_UP<1>.D2 | 5173 | ? | 0 | 4096 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_TRUE | RESET_IBUF | IV_FALSE | SHUT_UP<1> +SPPTERM | 13 | IV_TRUE | RESET_IBUF | IV_FALSE | UDS_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | SHUT_UP<1>.CLKF | 5174 | ? | 0 | 4096 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | SHUT_UP<1>.REG | SHUT_UP<1> | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | SHUT_UP<1>.D | 5171 | ? | 0 | 0 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | SHUT_UP<1>.CLKF | 5174 | ? | 0 | 4096 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | SHUT_UP<1>.Q | 5175 | ? | 0 | 0 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | BERR_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | BERR | 5056 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | BERR_IBUF | 4954 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | BERR_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | C1_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | C1 | 5057 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | C1_IBUF | 4955 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | C1_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | C3_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | C3 | 5058 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | C3_IBUF | 4956 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | C3_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_16_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<16> | 5060 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_16_IBUF | 4969 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_16_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_20_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<20> | 5061 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_20_IBUF | 4970 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_20_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_17_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<17> | 5059 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_17_IBUF | 4968 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX + +INPUT_INSTANCE | 0 | 0 | NULL | A_18_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<18> | 5062 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_18_IBUF | 4971 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_18_IBUF | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | PrldLow+OptxMapped | autoconfig | LAN_IDE_CP_COPY_0_COPY_0 | 2155873280 | 14 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_23_IBUF | 4933 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_22_IBUF | 4934 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_21_IBUF | 4935 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_19_IBUF | 4936 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | BERR_IBUF | 4954 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | BERR_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_17_IBUF | 4968 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_16_IBUF | 4969 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_16_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_20_IBUF | 4970 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_20_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_18_IBUF | 4971 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_18_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<5> | 4945 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<5>.Q | IDE_BASEADR<5> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | autoconfig.EXP | 5380 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.EXP | autoconfig | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | autoconfig.SI | autoconfig | 0 | 14 | 4 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_23_IBUF | 4933 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_22_IBUF | 4934 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_21_IBUF | 4935 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_19_IBUF | 4936 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | BERR_IBUF | 4954 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | BERR_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_17_IBUF | 4968 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_16_IBUF | 4969 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_16_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_20_IBUF | 4970 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_20_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_18_IBUF | 4971 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_18_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<5> | 4945 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<5>.Q | IDE_BASEADR<5> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | autoconfig.D1 | 5177 | ? | 0 | 4096 | autoconfig | NULL | NULL | autoconfig.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | autoconfig.D2 | 5178 | ? | 0 | 4096 | autoconfig | NULL | NULL | autoconfig.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 10 | IV_TRUE | A_23_IBUF | IV_TRUE | A_22_IBUF | IV_TRUE | A_21_IBUF | IV_TRUE | A_19_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | BERR_IBUF | IV_FALSE | A_17_IBUF | IV_FALSE | A_16_IBUF | IV_FALSE | A_20_IBUF | IV_FALSE | A_18_IBUF +SPPTERM | 10 | IV_TRUE | A_23_IBUF | IV_TRUE | A_22_IBUF | IV_TRUE | A_21_IBUF | IV_TRUE | A_19_IBUF | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | BERR_IBUF | IV_FALSE | A_17_IBUF | IV_FALSE | A_16_IBUF | IV_FALSE | A_20_IBUF | IV_FALSE | A_18_IBUF +SPPTERM | 10 | IV_TRUE | A_23_IBUF | IV_TRUE | A_22_IBUF | IV_TRUE | A_21_IBUF | IV_TRUE | A_19_IBUF | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | BERR_IBUF | IV_FALSE | A_17_IBUF | IV_FALSE | A_16_IBUF | IV_FALSE | A_20_IBUF | IV_FALSE | A_18_IBUF +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | autoconfig.CLKF | 5179 | ? | 0 | 4096 | autoconfig | NULL | NULL | autoconfig.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | autoconfig.EXP | 5376 | ? | 0 | 0 | autoconfig | NULL | NULL | autoconfig.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 2 | IV_TRUE | A_21_IBUF | IV_FALSE | IDE_BASEADR<5> + +SRFF_INSTANCE | autoconfig.REG | autoconfig | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | autoconfig.D | 5176 | ? | 0 | 0 | autoconfig | NULL | NULL | autoconfig.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | autoconfig.CLKF | 5179 | ? | 0 | 4096 | autoconfig | NULL | NULL | autoconfig.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | autoconfig.Q | 5180 | ? | 0 | 0 | autoconfig | NULL | NULL | autoconfig.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | ide | LAN_IDE_CP_COPY_0_COPY_0 | 2155873536 | 7 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | BERR_IBUF | 4954 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | BERR_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | SHUT_UP<1> | 4952 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | SHUT_UP<1>.Q | SHUT_UP<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_19_IBUF | 4936 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<3> | 4949 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<3>.Q | IDE_BASEADR<3> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP19_.EXP | 5378 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP19_.EXP | EXP19_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP21_.EXP | 5381 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP21_.EXP | EXP21_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | ide | 4958 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide.Q | ide | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | ide.SI | ide | 0 | 7 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | BERR_IBUF | 4954 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | BERR_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | SHUT_UP<1> | 4952 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | SHUT_UP<1>.Q | SHUT_UP<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_19_IBUF | 4936 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<3> | 4949 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<3>.Q | IDE_BASEADR<3> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP19_.EXP | 5378 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP19_.EXP | EXP19_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP21_.EXP | 5381 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP21_.EXP | EXP21_ | 4 | 0 | MC_EXPORT +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | ide.D1 | 5182 | ? | 0 | 4096 | ide | NULL | NULL | ide.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | ide.D2 | 5183 | ? | 0 | 4096 | ide | NULL | NULL | ide.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | SHUT_UP<1> +SPPTERM | 1 | IV_FALSE | BERR_IBUF +SPPTERM | 1 | IV_TRUE | EXP19_.EXP +SPPTERM | 1 | IV_TRUE | EXP21_.EXP +SPPTERM | 2 | IV_TRUE | A_19_IBUF | IV_FALSE | IDE_BASEADR<3> +SPPTERM | 2 | IV_FALSE | A_19_IBUF | IV_TRUE | IDE_BASEADR<3> +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | ide.CLKF | 5184 | ? | 0 | 4096 | ide | NULL | NULL | ide.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | ide.REG | ide | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | ide.D | 5181 | ? | 0 | 0 | ide | NULL | NULL | ide.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | ide.CLKF | 5184 | ? | 0 | 4096 | ide | NULL | NULL | ide.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | ide.Q | 5185 | ? | 0 | 0 | ide | NULL | NULL | ide.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | PrldLow+OptxMapped | AUTOCONFIG_IN_PROGRESS | LAN_IDE_CP_COPY_0_COPY_0 | 2155873280 | 3 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | AUTOCONFIG_IN_PROGRESS.SI | AUTOCONFIG_IN_PROGRESS | 0 | 3 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | AUTOCONFIG_IN_PROGRESS.D1 | 5187 | ? | 0 | 4096 | AUTOCONFIG_IN_PROGRESS | NULL | NULL | AUTOCONFIG_IN_PROGRESS.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | AUTOCONFIG_IN_PROGRESS.D2 | 5188 | ? | 0 | 4096 | AUTOCONFIG_IN_PROGRESS | NULL | NULL | AUTOCONFIG_IN_PROGRESS.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 2 | IV_FALSE | AS_IBUF | IV_TRUE | autoconfig +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | AUTOCONFIG_IN_PROGRESS.CLKF | 5189 | ? | 0 | 4096 | AUTOCONFIG_IN_PROGRESS | NULL | NULL | AUTOCONFIG_IN_PROGRESS.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | AUTOCONFIG_IN_PROGRESS.REG | AUTOCONFIG_IN_PROGRESS | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | AUTOCONFIG_IN_PROGRESS.D | 5186 | ? | 0 | 0 | AUTOCONFIG_IN_PROGRESS | NULL | NULL | AUTOCONFIG_IN_PROGRESS.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | AUTOCONFIG_IN_PROGRESS.CLKF | 5189 | ? | 0 | 4096 | AUTOCONFIG_IN_PROGRESS | NULL | NULL | AUTOCONFIG_IN_PROGRESS.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | AUTOCONFIG_IN_PROGRESS.Q | 5190 | ? | 0 | 0 | AUTOCONFIG_IN_PROGRESS | NULL | NULL | AUTOCONFIG_IN_PROGRESS.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | Inv+PrldHigh+OptxMapped | IDE_R_S | LAN_IDE_CP_COPY_0_COPY_0 | 2155873024 | 6 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_ENABLE | 4946 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide | 4958 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide.Q | ide | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | IDE_R_S | 4972 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_R_S.Q | IDE_R_S | 0 | 0 | MC_Q + +SIGNAL_INSTANCE | IDE_R_S.SI | IDE_R_S | 0 | 6 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_ENABLE | 4946 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide | 4958 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide.Q | ide | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_R_S.D1 | 5192 | ? | 0 | 4096 | IDE_R_S | NULL | NULL | IDE_R_S.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_R_S.D2 | 5193 | ? | 0 | 4096 | IDE_R_S | NULL | NULL | IDE_R_S.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 5 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | IDE_ENABLE | IV_TRUE | ide +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_R_S.CLKF | 5194 | ? | 0 | 4096 | IDE_R_S | NULL | NULL | IDE_R_S.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM + +SRFF_INSTANCE | IDE_R_S.REG | IDE_R_S | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_R_S.D | 5191 | ? | 0 | 0 | IDE_R_S | NULL | NULL | IDE_R_S.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_R_S.CLKF | 5194 | ? | 0 | 4096 | IDE_R_S | NULL | NULL | IDE_R_S.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_R_S.Q | 5195 | ? | 0 | 0 | IDE_R_S | NULL | NULL | IDE_R_S.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | Inv+PrldHigh+OptxMapped | IDE_W_S | LAN_IDE_CP_COPY_0_COPY_0 | 2155873024 | 6 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide | 4958 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide.Q | ide | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_ENABLE | 4946 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | IDE_W_S | 4973 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_W_S.Q | IDE_W_S | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | IDE_W_S.EXP | 5355 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_W_S.EXP | IDE_W_S | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | IDE_W_S.SI | IDE_W_S | 0 | 6 | 4 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide | 4958 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide.Q | ide | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_ENABLE | 4946 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_W_S.D1 | 5197 | ? | 0 | 4096 | IDE_W_S | NULL | NULL | IDE_W_S.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_W_S.D2 | 5198 | ? | 0 | 4096 | IDE_W_S | NULL | NULL | IDE_W_S.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 4 | IV_TRUE | RESET_IBUF | IV_FALSE | RW_IBUF | IV_FALSE | AS_IBUF | IV_TRUE | ide +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | IDE_W_S.CLKF | 5199 | ? | 0 | 4096 | IDE_W_S | NULL | NULL | IDE_W_S.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | IDE_W_S.EXP | 5350 | ? | 0 | 0 | IDE_W_S | NULL | NULL | IDE_W_S.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 5 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_TRUE | IDE_ENABLE | IV_TRUE | ide + +SRFF_INSTANCE | IDE_W_S.REG | IDE_W_S | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_W_S.D | 5196 | ? | 0 | 0 | IDE_W_S | NULL | NULL | IDE_W_S.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | IDE_W_S.CLKF | 5199 | ? | 0 | 4096 | IDE_W_S | NULL | NULL | IDE_W_S.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_W_S.Q | 5200 | ? | 0 | 0 | IDE_W_S | NULL | NULL | IDE_W_S.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | Inv+PrldHigh+OptxMapped | ROM_OE_S | LAN_IDE_CP_COPY_0_COPY_0 | 2155873024 | 15 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_W_S.EXP | 5355 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_W_S.EXP | IDE_W_S | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | ROM_OE_S | 4974 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_OE_S.Q | ROM_OE_S | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | ROM_OE_S.EXP | 5356 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_OE_S.EXP | ROM_OE_S | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | ROM_OE_S.SI | ROM_OE_S | 0 | 15 | 4 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_W_S.EXP | 5355 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_W_S.EXP | IDE_W_S | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | ROM_OE_S.D1 | 5202 | ? | 0 | 4096 | ROM_OE_S | NULL | NULL | ROM_OE_S.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | ROM_OE_S.D2 | 5203 | ? | 0 | 4096 | ROM_OE_S | NULL | NULL | ROM_OE_S.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | IDE_W_S.EXP +OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF +SIGNAL | NODE | ROM_OE_S.CLKF | 5204 | ? | 0 | 4096 | ROM_OE_S | NULL | NULL | ROM_OE_S.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | ROM_OE_S.EXP | 5351 | ? | 0 | 0 | ROM_OE_S | NULL | NULL | ROM_OE_S.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_TRUE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_TRUE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig + +SRFF_INSTANCE | ROM_OE_S.REG | ROM_OE_S | 0 | 2 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | ROM_OE_S.D | 5201 | ? | 0 | 0 | ROM_OE_S | NULL | NULL | ROM_OE_S.XOR | 0 | 7 | ALU_F +INPUT_NODE_TYPE | 1 | 8 | SRFF_C +SIGNAL | NODE | ROM_OE_S.CLKF | 5204 | ? | 0 | 4096 | ROM_OE_S | NULL | NULL | ROM_OE_S.SI | 3 | 9 | MC_SI_CLKF +SPPTERM | 1 | IV_TRUE | ide/ide_CLKF.UIM +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | ROM_OE_S.Q | 5205 | ? | 0 | 0 | ROM_OE_S | NULL | NULL | ROM_OE_S.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | FbkInv+PinTrst+Merge+OptxMapped | N1 | LAN_IDE_CP_COPY_0_COPY_0 | 2155923456 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$Q | 4975 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1.Q | N1 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$OE | 4976 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1.BUFOE.OUT | N1 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1.SI | N1 | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1.D1 | 5207 | ? | 0 | 4096 | N1 | NULL | NULL | N1.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1.D2 | 5208 | ? | 0 | 4096 | N1 | NULL | NULL | N1.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1.TRST | 5210 | ? | 0 | 4096 | N1 | NULL | NULL | N1.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | N1.REG | N1 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1.D | 5206 | ? | 0 | 0 | N1 | NULL | NULL | N1.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1.Q | 5211 | ? | 0 | 0 | N1 | NULL | NULL | N1.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1.BUFOE | N1 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1.TRST | 5210 | ? | 0 | 4096 | N1 | NULL | NULL | N1.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1.BUFOE.OUT | 5209 | ? | 0 | 0 | N1 | NULL | NULL | N1.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF0 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF0 | 4977 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF0.Q | N1$BUF0 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF0$OE | 4978 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF0.BUFOE.OUT | N1$BUF0 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF0.SI | N1$BUF0 | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF0.D1 | 5213 | ? | 0 | 4096 | N1$BUF0 | NULL | NULL | N1$BUF0.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF0.D2 | 5214 | ? | 0 | 6144 | N1$BUF0 | NULL | NULL | N1$BUF0.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF0.TRST | 5216 | ? | 0 | 4096 | N1$BUF0 | NULL | NULL | N1$BUF0.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | N1$BUF0.REG | N1$BUF0 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF0.D | 5212 | ? | 0 | 0 | N1$BUF0 | NULL | NULL | N1$BUF0.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF0.Q | 5217 | ? | 0 | 0 | N1$BUF0 | NULL | NULL | N1$BUF0.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF0.BUFOE | N1$BUF0 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF0.TRST | 5216 | ? | 0 | 4096 | N1$BUF0 | NULL | NULL | N1$BUF0.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF0.BUFOE.OUT | 5215 | ? | 0 | 0 | N1$BUF0 | NULL | NULL | N1$BUF0.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF1 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 3 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_13_IBUF | 5007 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_13_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF1 | 4979 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF1.Q | N1$BUF1 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | N1$BUF1.EXP | 5354 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF1.EXP | N1$BUF1 | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF1$OE | 4980 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF1.BUFOE.OUT | N1$BUF1 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF1.SI | N1$BUF1 | 0 | 3 | 4 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_13_IBUF | 5007 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_13_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF1.D1 | 5219 | ? | 0 | 4096 | N1$BUF1 | NULL | NULL | N1$BUF1.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF1.D2 | 5220 | ? | 0 | 6144 | N1$BUF1 | NULL | NULL | N1$BUF1.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF1.TRST | 5222 | ? | 0 | 4096 | N1$BUF1 | NULL | NULL | N1$BUF1.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | N1$BUF1.EXP | 5349 | ? | 0 | 0 | N1$BUF1 | NULL | NULL | N1$BUF1.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 1 | IV_FALSE | A_13_IBUF + +SRFF_INSTANCE | N1$BUF1.REG | N1$BUF1 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF1.D | 5218 | ? | 0 | 0 | N1$BUF1 | NULL | NULL | N1$BUF1.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF1.Q | 5223 | ? | 0 | 0 | N1$BUF1 | NULL | NULL | N1$BUF1.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF1.BUFOE | N1$BUF1 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF1.TRST | 5222 | ? | 0 | 4096 | N1$BUF1 | NULL | NULL | N1$BUF1.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF1.BUFOE.OUT | 5221 | ? | 0 | 0 | N1$BUF1 | NULL | NULL | N1$BUF1.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF10 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF10 | 4981 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF10.Q | N1$BUF10 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF10$OE | 4982 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF10.BUFOE.OUT | N1$BUF10 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF10.SI | N1$BUF10 | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF10.D1 | 5225 | ? | 0 | 4096 | N1$BUF10 | NULL | NULL | N1$BUF10.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF10.D2 | 5226 | ? | 0 | 6144 | N1$BUF10 | NULL | NULL | N1$BUF10.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF10.TRST | 5228 | ? | 0 | 4096 | N1$BUF10 | NULL | NULL | N1$BUF10.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | N1$BUF10.REG | N1$BUF10 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF10.D | 5224 | ? | 0 | 0 | N1$BUF10 | NULL | NULL | N1$BUF10.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF10.Q | 5229 | ? | 0 | 0 | N1$BUF10 | NULL | NULL | N1$BUF10.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF10.BUFOE | N1$BUF10 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF10.TRST | 5228 | ? | 0 | 4096 | N1$BUF10 | NULL | NULL | N1$BUF10.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF10.BUFOE.OUT | 5227 | ? | 0 | 0 | N1$BUF10 | NULL | NULL | N1$BUF10.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF2 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 14 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF2 | 4983 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF2.Q | N1$BUF2 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | N1$BUF2.EXP | 5372 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF2.EXP | N1$BUF2 | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF2$OE | 4984 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF2.BUFOE.OUT | N1$BUF2 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF2.SI | N1$BUF2 | 0 | 14 | 4 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF2.D1 | 5231 | ? | 0 | 4096 | N1$BUF2 | NULL | NULL | N1$BUF2.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF2.D2 | 5232 | ? | 0 | 6144 | N1$BUF2 | NULL | NULL | N1$BUF2.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF2.TRST | 5234 | ? | 0 | 4096 | N1$BUF2 | NULL | NULL | N1$BUF2.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | N1$BUF2.EXP | 5364 | ? | 0 | 0 | N1$BUF2 | NULL | NULL | N1$BUF2.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 9 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig + +SRFF_INSTANCE | N1$BUF2.REG | N1$BUF2 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF2.D | 5230 | ? | 0 | 0 | N1$BUF2 | NULL | NULL | N1$BUF2.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF2.Q | 5235 | ? | 0 | 0 | N1$BUF2 | NULL | NULL | N1$BUF2.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF2.BUFOE | N1$BUF2 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF2.TRST | 5234 | ? | 0 | 4096 | N1$BUF2 | NULL | NULL | N1$BUF2.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF2.BUFOE.OUT | 5233 | ? | 0 | 0 | N1$BUF2 | NULL | NULL | N1$BUF2.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF3 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF3 | 4985 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF3.Q | N1$BUF3 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF3$OE | 4986 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF3.BUFOE.OUT | N1$BUF3 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF3.SI | N1$BUF3 | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF3.D1 | 5237 | ? | 0 | 4096 | N1$BUF3 | NULL | NULL | N1$BUF3.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF3.D2 | 5238 | ? | 0 | 6144 | N1$BUF3 | NULL | NULL | N1$BUF3.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF3.TRST | 5240 | ? | 0 | 4096 | N1$BUF3 | NULL | NULL | N1$BUF3.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | N1$BUF3.REG | N1$BUF3 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF3.D | 5236 | ? | 0 | 0 | N1$BUF3 | NULL | NULL | N1$BUF3.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF3.Q | 5241 | ? | 0 | 0 | N1$BUF3 | NULL | NULL | N1$BUF3.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF3.BUFOE | N1$BUF3 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF3.TRST | 5240 | ? | 0 | 4096 | N1$BUF3 | NULL | NULL | N1$BUF3.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF3.BUFOE.OUT | 5239 | ? | 0 | 0 | N1$BUF3 | NULL | NULL | N1$BUF3.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF4 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF4 | 4987 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF4.Q | N1$BUF4 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF4$OE | 4988 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF4.BUFOE.OUT | N1$BUF4 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF4.SI | N1$BUF4 | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF4.D1 | 5243 | ? | 0 | 4096 | N1$BUF4 | NULL | NULL | N1$BUF4.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF4.D2 | 5244 | ? | 0 | 6144 | N1$BUF4 | NULL | NULL | N1$BUF4.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF4.TRST | 5246 | ? | 0 | 4096 | N1$BUF4 | NULL | NULL | N1$BUF4.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | N1$BUF4.REG | N1$BUF4 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF4.D | 5242 | ? | 0 | 0 | N1$BUF4 | NULL | NULL | N1$BUF4.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF4.Q | 5247 | ? | 0 | 0 | N1$BUF4 | NULL | NULL | N1$BUF4.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF4.BUFOE | N1$BUF4 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF4.TRST | 5246 | ? | 0 | 4096 | N1$BUF4 | NULL | NULL | N1$BUF4.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF4.BUFOE.OUT | 5245 | ? | 0 | 0 | N1$BUF4 | NULL | NULL | N1$BUF4.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF5 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF5 | 4989 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF5.Q | N1$BUF5 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF5$OE | 4990 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF5.BUFOE.OUT | N1$BUF5 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF5.SI | N1$BUF5 | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF5.D1 | 5249 | ? | 0 | 4096 | N1$BUF5 | NULL | NULL | N1$BUF5.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF5.D2 | 5250 | ? | 0 | 6144 | N1$BUF5 | NULL | NULL | N1$BUF5.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF5.TRST | 5252 | ? | 0 | 4096 | N1$BUF5 | NULL | NULL | N1$BUF5.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | N1$BUF5.REG | N1$BUF5 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF5.D | 5248 | ? | 0 | 0 | N1$BUF5 | NULL | NULL | N1$BUF5.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF5.Q | 5253 | ? | 0 | 0 | N1$BUF5 | NULL | NULL | N1$BUF5.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF5.BUFOE | N1$BUF5 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF5.TRST | 5252 | ? | 0 | 4096 | N1$BUF5 | NULL | NULL | N1$BUF5.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF5.BUFOE.OUT | 5251 | ? | 0 | 0 | N1$BUF5 | NULL | NULL | N1$BUF5.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF6 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF6 | 4991 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF6.Q | N1$BUF6 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF6$OE | 4992 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF6.BUFOE.OUT | N1$BUF6 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF6.SI | N1$BUF6 | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF6.D1 | 5255 | ? | 0 | 4096 | N1$BUF6 | NULL | NULL | N1$BUF6.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF6.D2 | 5256 | ? | 0 | 6144 | N1$BUF6 | NULL | NULL | N1$BUF6.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF6.TRST | 5258 | ? | 0 | 4096 | N1$BUF6 | NULL | NULL | N1$BUF6.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | N1$BUF6.REG | N1$BUF6 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF6.D | 5254 | ? | 0 | 0 | N1$BUF6 | NULL | NULL | N1$BUF6.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF6.Q | 5259 | ? | 0 | 0 | N1$BUF6 | NULL | NULL | N1$BUF6.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF6.BUFOE | N1$BUF6 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF6.TRST | 5258 | ? | 0 | 4096 | N1$BUF6 | NULL | NULL | N1$BUF6.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF6.BUFOE.OUT | 5257 | ? | 0 | 0 | N1$BUF6 | NULL | NULL | N1$BUF6.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF7 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF7 | 4993 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF7.Q | N1$BUF7 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF7$OE | 4994 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF7.BUFOE.OUT | N1$BUF7 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF7.SI | N1$BUF7 | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF7.D1 | 5261 | ? | 0 | 4096 | N1$BUF7 | NULL | NULL | N1$BUF7.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF7.D2 | 5262 | ? | 0 | 6144 | N1$BUF7 | NULL | NULL | N1$BUF7.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF7.TRST | 5264 | ? | 0 | 4096 | N1$BUF7 | NULL | NULL | N1$BUF7.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | N1$BUF7.REG | N1$BUF7 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF7.D | 5260 | ? | 0 | 0 | N1$BUF7 | NULL | NULL | N1$BUF7.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF7.Q | 5265 | ? | 0 | 0 | N1$BUF7 | NULL | NULL | N1$BUF7.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF7.BUFOE | N1$BUF7 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF7.TRST | 5264 | ? | 0 | 4096 | N1$BUF7 | NULL | NULL | N1$BUF7.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF7.BUFOE.OUT | 5263 | ? | 0 | 0 | N1$BUF7 | NULL | NULL | N1$BUF7.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF8 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF8 | 4995 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF8.Q | N1$BUF8 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF8$OE | 4996 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF8.BUFOE.OUT | N1$BUF8 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF8.SI | N1$BUF8 | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF8.D1 | 5267 | ? | 0 | 4096 | N1$BUF8 | NULL | NULL | N1$BUF8.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF8.D2 | 5268 | ? | 0 | 6144 | N1$BUF8 | NULL | NULL | N1$BUF8.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF8.TRST | 5270 | ? | 0 | 4096 | N1$BUF8 | NULL | NULL | N1$BUF8.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | N1$BUF8.REG | N1$BUF8 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF8.D | 5266 | ? | 0 | 0 | N1$BUF8 | NULL | NULL | N1$BUF8.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF8.Q | 5271 | ? | 0 | 0 | N1$BUF8 | NULL | NULL | N1$BUF8.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF8.BUFOE | N1$BUF8 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF8.TRST | 5270 | ? | 0 | 4096 | N1$BUF8 | NULL | NULL | N1$BUF8.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF8.BUFOE.OUT | 5269 | ? | 0 | 0 | N1$BUF8 | NULL | NULL | N1$BUF8.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | N1$BUF9 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | N1$BUF9 | 4997 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF9.Q | N1$BUF9 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | N1$BUF9$OE | 4998 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF9.BUFOE.OUT | N1$BUF9 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | N1$BUF9.SI | N1$BUF9 | 0 | 2 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | N1$BUF9.D1 | 5273 | ? | 0 | 4096 | N1$BUF9 | NULL | NULL | N1$BUF9.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | N1$BUF9.D2 | 5274 | ? | 0 | 6144 | N1$BUF9 | NULL | NULL | N1$BUF9.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_DC +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | N1$BUF9.TRST | 5276 | ? | 0 | 4096 | N1$BUF9 | NULL | NULL | N1$BUF9.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | N1$BUF9.REG | N1$BUF9 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | N1$BUF9.D | 5272 | ? | 0 | 0 | N1$BUF9 | NULL | NULL | N1$BUF9.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | N1$BUF9.Q | 5277 | ? | 0 | 0 | N1$BUF9 | NULL | NULL | N1$BUF9.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | N1$BUF9.BUFOE | N1$BUF9 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | N1$BUF9.TRST | 5276 | ? | 0 | 4096 | N1$BUF9 | NULL | NULL | N1$BUF9.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | N1$BUF9.BUFOE.OUT | 5275 | ? | 0 | 0 | N1$BUF9 | NULL | NULL | N1$BUF9.BUFOE | 0 | 10 | BUF_OUT + +INPUT_INSTANCE | 0 | 0 | NULL | IDE_A_0_OBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<9> | 5063 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | IDE_A_0_OBUF | 4999 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A_0_OBUF | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | OptxMapped | IDE_A_0_OBUF$BUF0 | LAN_IDE_CP_COPY_0_COPY_0 | 2155872256 | 1 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_A_0_OBUF | 4999 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A_0_OBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | IDE_A_0_OBUF$BUF0 | 5000 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_A_0_OBUF$BUF0.Q | IDE_A_0_OBUF$BUF0 | 0 | 0 | MC_Q + +SIGNAL_INSTANCE | IDE_A_0_OBUF$BUF0.SI | IDE_A_0_OBUF$BUF0 | 0 | 1 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_A_0_OBUF | 4999 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A_0_OBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_A_0_OBUF$BUF0.D1 | 5279 | ? | 0 | 4096 | IDE_A_0_OBUF$BUF0 | NULL | NULL | IDE_A_0_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_A_0_OBUF$BUF0.D2 | 5280 | ? | 0 | 4096 | IDE_A_0_OBUF$BUF0 | NULL | NULL | IDE_A_0_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | IDE_A_0_OBUF + +SRFF_INSTANCE | IDE_A_0_OBUF$BUF0.REG | IDE_A_0_OBUF$BUF0 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_A_0_OBUF$BUF0.D | 5278 | ? | 0 | 0 | IDE_A_0_OBUF$BUF0 | NULL | NULL | IDE_A_0_OBUF$BUF0.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_A_0_OBUF$BUF0.Q | 5281 | ? | 0 | 0 | IDE_A_0_OBUF$BUF0 | NULL | NULL | IDE_A_0_OBUF$BUF0.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | IDE_A_1_OBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<10> | 5064 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | IDE_A_1_OBUF | 5001 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A_1_OBUF | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | OptxMapped | IDE_A_1_OBUF$BUF0 | LAN_IDE_CP_COPY_0_COPY_0 | 2155872256 | 1 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_A_1_OBUF | 5001 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A_1_OBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | IDE_A_1_OBUF$BUF0 | 5002 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_A_1_OBUF$BUF0.Q | IDE_A_1_OBUF$BUF0 | 0 | 0 | MC_Q + +SIGNAL_INSTANCE | IDE_A_1_OBUF$BUF0.SI | IDE_A_1_OBUF$BUF0 | 0 | 1 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_A_1_OBUF | 5001 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A_1_OBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_A_1_OBUF$BUF0.D1 | 5283 | ? | 0 | 4096 | IDE_A_1_OBUF$BUF0 | NULL | NULL | IDE_A_1_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_A_1_OBUF$BUF0.D2 | 5284 | ? | 0 | 4096 | IDE_A_1_OBUF$BUF0 | NULL | NULL | IDE_A_1_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | IDE_A_1_OBUF + +SRFF_INSTANCE | IDE_A_1_OBUF$BUF0.REG | IDE_A_1_OBUF$BUF0 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_A_1_OBUF$BUF0.D | 5282 | ? | 0 | 0 | IDE_A_1_OBUF$BUF0 | NULL | NULL | IDE_A_1_OBUF$BUF0.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_A_1_OBUF$BUF0.Q | 5285 | ? | 0 | 0 | IDE_A_1_OBUF$BUF0 | NULL | NULL | IDE_A_1_OBUF$BUF0.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | IDE_A_2_OBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<11> | 5065 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | IDE_A_2_OBUF | 5003 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A_2_OBUF | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | OptxMapped | IDE_A_2_OBUF$BUF0 | LAN_IDE_CP_COPY_0_COPY_0 | 2155872256 | 1 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_A_2_OBUF | 5003 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A_2_OBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | IDE_A_2_OBUF$BUF0 | 5004 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_A_2_OBUF$BUF0.Q | IDE_A_2_OBUF$BUF0 | 0 | 0 | MC_Q + +SIGNAL_INSTANCE | IDE_A_2_OBUF$BUF0.SI | IDE_A_2_OBUF$BUF0 | 0 | 1 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_A_2_OBUF | 5003 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A_2_OBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_A_2_OBUF$BUF0.D1 | 5287 | ? | 0 | 4096 | IDE_A_2_OBUF$BUF0 | NULL | NULL | IDE_A_2_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_A_2_OBUF$BUF0.D2 | 5288 | ? | 0 | 4096 | IDE_A_2_OBUF$BUF0 | NULL | NULL | IDE_A_2_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | IDE_A_2_OBUF + +SRFF_INSTANCE | IDE_A_2_OBUF$BUF0.REG | IDE_A_2_OBUF$BUF0 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_A_2_OBUF$BUF0.D | 5286 | ? | 0 | 0 | IDE_A_2_OBUF$BUF0 | NULL | NULL | IDE_A_2_OBUF$BUF0.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_A_2_OBUF$BUF0.Q | 5289 | ? | 0 | 0 | IDE_A_2_OBUF$BUF0 | NULL | NULL | IDE_A_2_OBUF$BUF0.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | A_12_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<12> | 5066 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_12_IBUF | 5005 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_12_IBUF | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | OptxMapped | IDE_CS_0_OBUF | LAN_IDE_CP_COPY_0_COPY_0 | 2155872256 | 1 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_12_IBUF | 5005 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_12_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | IDE_CS_0_OBUF | 5006 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_CS_0_OBUF.Q | IDE_CS_0_OBUF | 0 | 0 | MC_Q + +SIGNAL_INSTANCE | IDE_CS_0_OBUF.SI | IDE_CS_0_OBUF | 0 | 1 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_12_IBUF | 5005 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_12_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_CS_0_OBUF.D1 | 5291 | ? | 0 | 4096 | IDE_CS_0_OBUF | NULL | NULL | IDE_CS_0_OBUF.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_CS_0_OBUF.D2 | 5292 | ? | 0 | 4096 | IDE_CS_0_OBUF | NULL | NULL | IDE_CS_0_OBUF.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_FALSE | A_12_IBUF + +SRFF_INSTANCE | IDE_CS_0_OBUF.REG | IDE_CS_0_OBUF | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_CS_0_OBUF.D | 5290 | ? | 0 | 0 | IDE_CS_0_OBUF | NULL | NULL | IDE_CS_0_OBUF.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_CS_0_OBUF.Q | 5293 | ? | 0 | 0 | IDE_CS_0_OBUF | NULL | NULL | IDE_CS_0_OBUF.REG | 0 | 8 | SRFF_Q + +INPUT_INSTANCE | 0 | 0 | NULL | A_13_IBUF | LAN_IDE_CP_COPY_0_COPY_0 | 16 | 1 | 1 +INPUT_NODE_TYPE | 0 | 5 | II_IN +NODE | A<13> | 5067 | PI | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE +OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX +NODE | A_13_IBUF | 5007 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_13_IBUF | 0 | 5 | II_IMUX + +MACROCELL_INSTANCE | OptxMapped | IDE_CS_1_OBUF | LAN_IDE_CP_COPY_0_COPY_0 | 2155872256 | 14 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N1$BUF1.EXP | 5354 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF1.EXP | N1$BUF1 | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | IDE_CS_1_OBUF | 5008 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_CS_1_OBUF.Q | IDE_CS_1_OBUF | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | IDE_CS_1_OBUF.EXP | 5353 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_CS_1_OBUF.EXP | IDE_CS_1_OBUF | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | IDE_CS_1_OBUF.SI | IDE_CS_1_OBUF | 0 | 14 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | N1$BUF1.EXP | 5354 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF1.EXP | N1$BUF1 | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | IDE_CS_1_OBUF.D1 | 5295 | ? | 0 | 4096 | IDE_CS_1_OBUF | NULL | NULL | IDE_CS_1_OBUF.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | IDE_CS_1_OBUF.D2 | 5296 | ? | 0 | 4096 | IDE_CS_1_OBUF | NULL | NULL | IDE_CS_1_OBUF.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | N1$BUF1.EXP +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | IDE_CS_1_OBUF.EXP | 5348 | ? | 0 | 0 | IDE_CS_1_OBUF | NULL | NULL | IDE_CS_1_OBUF.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_TRUE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig + +SRFF_INSTANCE | IDE_CS_1_OBUF.REG | IDE_CS_1_OBUF | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | IDE_CS_1_OBUF.D | 5294 | ? | 0 | 0 | IDE_CS_1_OBUF | NULL | NULL | IDE_CS_1_OBUF.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | IDE_CS_1_OBUF.Q | 5297 | ? | 0 | 0 | IDE_CS_1_OBUF | NULL | NULL | IDE_CS_1_OBUF.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | PinTrst+OptxMapped | ROM_B_0_OBUF$BUF1 | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 0 | 2 +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | ROM_B_0_OBUF$BUF1 | 5009 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_B_0_OBUF$BUF1.Q | ROM_B_0_OBUF$BUF1 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | ROM_B_0_OBUF$BUF1$OE | 5010 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_B_0_OBUF$BUF1.BUFOE.OUT | ROM_B_0_OBUF$BUF1 | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | ROM_B_0_OBUF$BUF1.SI | ROM_B_0_OBUF$BUF1 | 0 | 0 | 3 +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | ROM_B_0_OBUF$BUF1.D1 | 5299 | ? | 0 | 4096 | ROM_B_0_OBUF$BUF1 | NULL | NULL | ROM_B_0_OBUF$BUF1.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | ROM_B_0_OBUF$BUF1.D2 | 5300 | ? | 0 | 6144 | ROM_B_0_OBUF$BUF1 | NULL | NULL | ROM_B_0_OBUF$BUF1.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | ROM_B_0_OBUF$BUF1.TRST | 5302 | ? | 0 | 6144 | ROM_B_0_OBUF$BUF1 | NULL | NULL | ROM_B_0_OBUF$BUF1.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 0 | IV_ZERO + +SRFF_INSTANCE | ROM_B_0_OBUF$BUF1.REG | ROM_B_0_OBUF$BUF1 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | ROM_B_0_OBUF$BUF1.D | 5298 | ? | 0 | 0 | ROM_B_0_OBUF$BUF1 | NULL | NULL | ROM_B_0_OBUF$BUF1.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | ROM_B_0_OBUF$BUF1.Q | 5303 | ? | 0 | 0 | ROM_B_0_OBUF$BUF1 | NULL | NULL | ROM_B_0_OBUF$BUF1.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | ROM_B_0_OBUF$BUF1.BUFOE | ROM_B_0_OBUF$BUF1 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | ROM_B_0_OBUF$BUF1.TRST | 5302 | ? | 0 | 6144 | ROM_B_0_OBUF$BUF1 | NULL | NULL | ROM_B_0_OBUF$BUF1.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | ROM_B_0_OBUF$BUF1.BUFOE.OUT | 5301 | ? | 0 | 0 | ROM_B_0_OBUF$BUF1 | NULL | NULL | ROM_B_0_OBUF$BUF1.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | FbkInv+Merge+OptxMapped | ROM_B_0_OBUF | LAN_IDE_CP_COPY_0_COPY_0 | 2155907072 | 0 | 1 +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | ROM_B_0_OBUF$Q | 5011 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_B_0_OBUF.Q | ROM_B_0_OBUF | 0 | 0 | MC_Q + +SIGNAL_INSTANCE | ROM_B_0_OBUF.SI | ROM_B_0_OBUF | 0 | 0 | 2 +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | ROM_B_0_OBUF.D1 | 5305 | ? | 0 | 4096 | ROM_B_0_OBUF | NULL | NULL | ROM_B_0_OBUF.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | ROM_B_0_OBUF.D2 | 5306 | ? | 0 | 4096 | ROM_B_0_OBUF | NULL | NULL | ROM_B_0_OBUF.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_ZERO + +SRFF_INSTANCE | ROM_B_0_OBUF.REG | ROM_B_0_OBUF | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | ROM_B_0_OBUF.D | 5304 | ? | 0 | 0 | ROM_B_0_OBUF | NULL | NULL | ROM_B_0_OBUF.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | ROM_B_0_OBUF.Q | 5307 | ? | 0 | 0 | ROM_B_0_OBUF | NULL | NULL | ROM_B_0_OBUF.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | OptxMapped | ROM_B_0_OBUF$BUF0 | LAN_IDE_CP_COPY_0_COPY_0 | 2155872256 | 0 | 1 +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | ROM_B_0_OBUF$BUF0 | 5012 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_B_0_OBUF$BUF0.Q | ROM_B_0_OBUF$BUF0 | 0 | 0 | MC_Q + +SIGNAL_INSTANCE | ROM_B_0_OBUF$BUF0.SI | ROM_B_0_OBUF$BUF0 | 0 | 0 | 2 +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | ROM_B_0_OBUF$BUF0.D1 | 5309 | ? | 0 | 4096 | ROM_B_0_OBUF$BUF0 | NULL | NULL | ROM_B_0_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | ROM_B_0_OBUF$BUF0.D2 | 5310 | ? | 0 | 6144 | ROM_B_0_OBUF$BUF0 | NULL | NULL | ROM_B_0_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 0 | IV_ZERO + +SRFF_INSTANCE | ROM_B_0_OBUF$BUF0.REG | ROM_B_0_OBUF$BUF0 | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | ROM_B_0_OBUF$BUF0.D | 5308 | ? | 0 | 0 | ROM_B_0_OBUF$BUF0 | NULL | NULL | ROM_B_0_OBUF$BUF0.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | ROM_B_0_OBUF$BUF0.Q | 5311 | ? | 0 | 0 | ROM_B_0_OBUF$BUF0 | NULL | NULL | ROM_B_0_OBUF$BUF0.REG | 0 | 8 | SRFF_Q + +OUTPUT_INSTANCE | 0 | D<13> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | Dout1<1> | 5339 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_2.Q | _12_ | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | Dout1<1>$OE | 4914 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_2.BUFOE.OUT | _12_ | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<13> | 5013 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<13> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<12> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | Dout1<0> | 5323 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_0.Q | _10_ | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | Dout1<0>$OE | 4917 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_0.BUFOE.OUT | _10_ | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<12> | 5014 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<12> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<14> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | Dout1<2> | 5331 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_1.Q | _11_ | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | Dout1<2>$OE | 4920 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_1.BUFOE.OUT | _11_ | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<14> | 5015 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<14> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<15> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | Dout1<3> | 5347 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_3.Q | _13_ | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | Dout1<3>$OE | 4923 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_3.BUFOE.OUT | _13_ | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<15> | 5016 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<15> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | IDE_R | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 1 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | IDE_R_S | 4972 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_R_S.Q | IDE_R_S | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | IDE_R | 5017 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_R | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | IDE_W | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 1 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | IDE_W_S | 4973 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_W_S.Q | IDE_W_S | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | IDE_W | 5018 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_W | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | ROM_OE | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 1 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | ROM_OE_S | 4974 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_OE_S.Q | ROM_OE_S | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | ROM_OE | 5019 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | ROM_OE | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<9> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$Q | 4975 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1.Q | N1 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$OE | 4976 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1.BUFOE.OUT | N1 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<9> | 5020 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<9> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<8> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF0 | 4977 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF0.Q | N1$BUF0 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF0$OE | 4978 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF0.BUFOE.OUT | N1$BUF0 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<8> | 5021 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<8> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<7> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF1 | 4979 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF1.Q | N1$BUF1 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF1$OE | 4980 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF1.BUFOE.OUT | N1$BUF1 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<7> | 5022 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<7> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<0> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF10 | 4981 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF10.Q | N1$BUF10 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF10$OE | 4982 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF10.BUFOE.OUT | N1$BUF10 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<0> | 5023 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<0> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<6> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF2 | 4983 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF2.Q | N1$BUF2 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF2$OE | 4984 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF2.BUFOE.OUT | N1$BUF2 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<6> | 5024 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<6> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<5> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF3 | 4985 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF3.Q | N1$BUF3 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF3$OE | 4986 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF3.BUFOE.OUT | N1$BUF3 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<5> | 5025 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<5> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<4> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF4 | 4987 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF4.Q | N1$BUF4 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF4$OE | 4988 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF4.BUFOE.OUT | N1$BUF4 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<4> | 5026 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<4> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<3> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF5 | 4989 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF5.Q | N1$BUF5 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF5$OE | 4990 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF5.BUFOE.OUT | N1$BUF5 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<3> | 5027 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<3> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<2> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF6 | 4991 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF6.Q | N1$BUF6 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF6$OE | 4992 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF6.BUFOE.OUT | N1$BUF6 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<2> | 5028 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<2> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<1> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF7 | 4993 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF7.Q | N1$BUF7 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF7$OE | 4994 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF7.BUFOE.OUT | N1$BUF7 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<1> | 5029 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<1> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<11> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF8 | 4995 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF8.Q | N1$BUF8 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF8$OE | 4996 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF8.BUFOE.OUT | N1$BUF8 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<11> | 5030 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<11> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | D<10> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | N1$BUF9 | 4997 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF9.Q | N1$BUF9 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | N1$BUF9$OE | 4998 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | N1$BUF9.BUFOE.OUT | N1$BUF9 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | D<10> | 5031 | PIPO | 0 | 64 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | D<10> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | IDE_A<0> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 1 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | IDE_A_0_OBUF$BUF0 | 5000 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_A_0_OBUF$BUF0.Q | IDE_A_0_OBUF$BUF0 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | IDE_A<0> | 5032 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A<0> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | IDE_A<1> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 1 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | IDE_A_1_OBUF$BUF0 | 5002 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_A_1_OBUF$BUF0.Q | IDE_A_1_OBUF$BUF0 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | IDE_A<1> | 5033 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A<1> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | IDE_A<2> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 1 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | IDE_A_2_OBUF$BUF0 | 5004 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_A_2_OBUF$BUF0.Q | IDE_A_2_OBUF$BUF0 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | IDE_A<2> | 5034 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_A<2> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | IDE_CS<0> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 1 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | IDE_CS_0_OBUF | 5006 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_CS_0_OBUF.Q | IDE_CS_0_OBUF | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | IDE_CS<0> | 5035 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_CS<0> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | IDE_CS<1> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 1 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | IDE_CS_1_OBUF | 5008 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_CS_1_OBUF.Q | IDE_CS_1_OBUF | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | IDE_CS<1> | 5036 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | IDE_CS<1> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | DTACK | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 2 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | ROM_B_0_OBUF$BUF1 | 5009 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_B_0_OBUF$BUF1.Q | ROM_B_0_OBUF$BUF1 | 0 | 0 | MC_Q +INPUT_NODE_TYPE | 2 | 6 | OI_OE +NODE | ROM_B_0_OBUF$BUF1$OE | 5010 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_B_0_OBUF$BUF1.BUFOE.OUT | ROM_B_0_OBUF$BUF1 | 2 | 0 | MC_OE +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | DTACK | 5037 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | DTACK | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | ROM_B<1> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 1 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | ROM_B_0_OBUF$Q | 5011 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_B_0_OBUF.Q | ROM_B_0_OBUF | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | ROM_B<1> | 5038 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | ROM_B<1> | 0 | 6 | OI_OUT + +OUTPUT_INSTANCE | 0 | ROM_B<0> | LAN_IDE_CP_COPY_0_COPY_0 | 7 | 1 | 1 +INPUT_NODE_TYPE | 0 | 6 | OI_IN +NODE | ROM_B_0_OBUF$BUF0 | 5012 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_B_0_OBUF$BUF0.Q | ROM_B_0_OBUF$BUF0 | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT +NODE | ROM_B<0> | 5039 | PO | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | ROM_B<0> | 0 | 6 | OI_OUT + +MACROCELL_INSTANCE | Inv+SoftPfbk | ide/ide_CLKF | LAN_IDE_CP_COPY_0_COPY_0 | 2181038336 | 2 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | C3_IBUF | 4956 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | C3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | C1_IBUF | 4955 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | C1_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | ide/ide_CLKF.UIM | 5040 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ide/ide_CLKF.Q | ide/ide_CLKF | 1 | 0 | MC_UIM + +SIGNAL_INSTANCE | ide/ide_CLKF.SI | ide/ide_CLKF | 0 | 2 | 2 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | C3_IBUF | 4956 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | C3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | C1_IBUF | 4955 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | C1_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | ide/ide_CLKF.D1 | 5313 | ? | 0 | 4096 | ide/ide_CLKF | NULL | NULL | ide/ide_CLKF.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 1 | IV_TRUE | C3_IBUF +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | ide/ide_CLKF.D2 | 5314 | ? | 0 | 4096 | ide/ide_CLKF | NULL | NULL | ide/ide_CLKF.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | C1_IBUF + +SRFF_INSTANCE | ide/ide_CLKF.REG | ide/ide_CLKF | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | ide/ide_CLKF.D | 5312 | ? | 0 | 0 | ide/ide_CLKF | NULL | NULL | ide/ide_CLKF.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | ide/ide_CLKF.Q | 5315 | ? | 0 | 0 | ide/ide_CLKF | NULL | NULL | ide/ide_CLKF.REG | 0 | 8 | SRFF_Q + +MACROCELL_INSTANCE | PinTrst+OptxMapped | _10_ | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 3 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | D<12>_BUFR | 5319 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<0>.Q | D<12>_BUFR.MC | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | Dout1<0> | 5323 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_0.Q | _10_ | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | Dout1<0>.UIM | 4916 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_0.Q | _10_ | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | Dout1<0>$OE | 4917 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_0.BUFOE.OUT | _10_ | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | HPART_CREATED_0.SI | _10_ | 0 | 3 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | D<12>_BUFR | 5319 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<0>.Q | D<12>_BUFR.MC | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | HPART_CREATED_0.D1 | 5322 | ? | 0 | 0 | _10_ | NULL | NULL | HPART_CREATED_0.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | HPART_CREATED_0.D2 | 5321 | ? | 0 | 0 | _10_ | NULL | NULL | HPART_CREATED_0.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | D<12>_BUFR +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | HPART_CREATED_0.TRST | 5317 | ? | 0 | 0 | _10_ | NULL | NULL | HPART_CREATED_0.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | HPART_CREATED_0.REG | _10_ | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | HPART_CREATED_0.D | 5320 | ? | 0 | 0 | _10_ | NULL | NULL | HPART_CREATED_0.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | HPART_CREATED_0.Q | 5318 | ? | 0 | 0 | _10_ | NULL | NULL | HPART_CREATED_0.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | HPART_CREATED_0.BUFOE | _10_ | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | HPART_CREATED_0.TRST | 5317 | ? | 0 | 0 | _10_ | NULL | NULL | HPART_CREATED_0.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | HPART_CREATED_0.BUFOE.OUT | 5316 | ? | 0 | 0 | _10_ | NULL | NULL | HPART_CREATED_0.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | _11_ | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 3 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | D<14>_BUFR | 5327 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<2>.Q | D<14>_BUFR.MC | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | Dout1<2> | 5331 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_1.Q | _11_ | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | Dout1<2>.UIM | 4919 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_1.Q | _11_ | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | Dout1<2>$OE | 4920 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_1.BUFOE.OUT | _11_ | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | HPART_CREATED_1.SI | _11_ | 0 | 3 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | D<14>_BUFR | 5327 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<2>.Q | D<14>_BUFR.MC | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | HPART_CREATED_1.D1 | 5330 | ? | 0 | 0 | _11_ | NULL | NULL | HPART_CREATED_1.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | HPART_CREATED_1.D2 | 5329 | ? | 0 | 0 | _11_ | NULL | NULL | HPART_CREATED_1.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | D<14>_BUFR +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | HPART_CREATED_1.TRST | 5325 | ? | 0 | 0 | _11_ | NULL | NULL | HPART_CREATED_1.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | HPART_CREATED_1.REG | _11_ | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | HPART_CREATED_1.D | 5328 | ? | 0 | 0 | _11_ | NULL | NULL | HPART_CREATED_1.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | HPART_CREATED_1.Q | 5326 | ? | 0 | 0 | _11_ | NULL | NULL | HPART_CREATED_1.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | HPART_CREATED_1.BUFOE | _11_ | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | HPART_CREATED_1.TRST | 5325 | ? | 0 | 0 | _11_ | NULL | NULL | HPART_CREATED_1.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | HPART_CREATED_1.BUFOE.OUT | 5324 | ? | 0 | 0 | _11_ | NULL | NULL | HPART_CREATED_1.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | _12_ | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 3 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | D<13>_BUFR | 5335 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<1>.Q | D<13>_BUFR.MC | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | Dout1<1> | 5339 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_2.Q | _12_ | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | Dout1<1>.UIM | 4913 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_2.Q | _12_ | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | Dout1<1>$OE | 4914 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_2.BUFOE.OUT | _12_ | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | HPART_CREATED_2.SI | _12_ | 0 | 3 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | D<13>_BUFR | 5335 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<1>.Q | D<13>_BUFR.MC | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | HPART_CREATED_2.D1 | 5338 | ? | 0 | 0 | _12_ | NULL | NULL | HPART_CREATED_2.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | HPART_CREATED_2.D2 | 5337 | ? | 0 | 0 | _12_ | NULL | NULL | HPART_CREATED_2.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | D<13>_BUFR +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | HPART_CREATED_2.TRST | 5333 | ? | 0 | 0 | _12_ | NULL | NULL | HPART_CREATED_2.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | HPART_CREATED_2.REG | _12_ | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | HPART_CREATED_2.D | 5336 | ? | 0 | 0 | _12_ | NULL | NULL | HPART_CREATED_2.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | HPART_CREATED_2.Q | 5334 | ? | 0 | 0 | _12_ | NULL | NULL | HPART_CREATED_2.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | HPART_CREATED_2.BUFOE | _12_ | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | HPART_CREATED_2.TRST | 5333 | ? | 0 | 0 | _12_ | NULL | NULL | HPART_CREATED_2.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | HPART_CREATED_2.BUFOE.OUT | 5332 | ? | 0 | 0 | _12_ | NULL | NULL | HPART_CREATED_2.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | PinTrst+OptxMapped | _13_ | LAN_IDE_CP_COPY_0_COPY_0 | 2155888640 | 3 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | D<15>_BUFR | 5343 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<3>.Q | D<15>_BUFR.MC | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 0 | 0 | MC_Q +NODE | Dout1<3> | 5347 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_3.Q | _13_ | 0 | 0 | MC_Q +OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM +NODE | Dout1<3>.UIM | 4922 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_3.Q | _13_ | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 2 | 0 | MC_OE +NODE | Dout1<3>$OE | 4923 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_3.BUFOE.OUT | _13_ | 2 | 0 | MC_OE + +SIGNAL_INSTANCE | HPART_CREATED_3.SI | _13_ | 0 | 3 | 3 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTOCONFIG_IN_PROGRESS | 4959 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTOCONFIG_IN_PROGRESS.Q | AUTOCONFIG_IN_PROGRESS | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | D<15>_BUFR | 5343 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | Dout1<3>.Q | D<15>_BUFR.MC | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 +SIGNAL | NODE | HPART_CREATED_3.D1 | 5346 | ? | 0 | 0 | _13_ | NULL | NULL | HPART_CREATED_3.SI | 1 | 9 | MC_SI_D1 +SPPTERM | 0 | IV_ZERO +OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 +SIGNAL | NODE | HPART_CREATED_3.D2 | 5345 | ? | 0 | 0 | _13_ | NULL | NULL | HPART_CREATED_3.SI | 2 | 9 | MC_SI_D2 +SPPTERM | 1 | IV_TRUE | D<15>_BUFR +OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST +SIGNAL | NODE | HPART_CREATED_3.TRST | 5341 | ? | 0 | 0 | _13_ | NULL | NULL | HPART_CREATED_3.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS + +SRFF_INSTANCE | HPART_CREATED_3.REG | _13_ | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 8 | SRFF_D +NODE | HPART_CREATED_3.D | 5344 | ? | 0 | 0 | _13_ | NULL | NULL | HPART_CREATED_3.XOR | 0 | 7 | ALU_F +OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q +NODE | HPART_CREATED_3.Q | 5342 | ? | 0 | 0 | _13_ | NULL | NULL | HPART_CREATED_3.REG | 0 | 8 | SRFF_Q + +BUF_INSTANCE | HPART_CREATED_3.BUFOE | _13_ | 0 | 1 | 1 +INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN +SIGNAL | NODE | HPART_CREATED_3.TRST | 5341 | ? | 0 | 0 | _13_ | NULL | NULL | HPART_CREATED_3.SI | 4 | 9 | MC_SI_TRST +SPPTERM | 2 | IV_TRUE | RW_IBUF | IV_TRUE | AUTOCONFIG_IN_PROGRESS +OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT +NODE | HPART_CREATED_3.BUFOE.OUT | 5340 | ? | 0 | 0 | _13_ | NULL | NULL | HPART_CREATED_3.BUFOE | 0 | 10 | BUF_OUT + +MACROCELL_INSTANCE | NULL | EXP14_ | LAN_IDE_CP_COPY_0_COPY_0 | 2147483648 | 14 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<0>.UIM | 4916 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_0.Q | _10_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ROM_OE_S.EXP | 5356 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_OE_S.EXP | ROM_OE_S | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | EXP14_.EXP | 5357 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP14_.EXP | EXP14_ | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | EXP14_.SI | EXP14_ | 0 | 14 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<0>.UIM | 4916 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_0.Q | _10_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | ROM_OE_S.EXP | 5356 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | ROM_OE_S.EXP | ROM_OE_S | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | EXP14_.EXP | 5352 | ? | 0 | 0 | EXP14_ | NULL | NULL | EXP14_.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 1 | IV_TRUE | ROM_OE_S.EXP +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<0>.UIM | IV_FALSE | RW_IBUF +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<0>.UIM | IV_TRUE | AS_IBUF +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<0>.UIM | IV_FALSE | autoconfig +SPPTERM | 5 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<0>.UIM | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_TRUE | AUTO_CONFIG_DONE<2> +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig + +MACROCELL_INSTANCE | NULL | EXP15_ | LAN_IDE_CP_COPY_0_COPY_0 | 2147483648 | 14 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP16_.EXP | 5367 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP16_.EXP | EXP16_ | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | EXP15_.EXP | 5366 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP15_.EXP | EXP15_ | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | EXP15_.SI | EXP15_ | 0 | 14 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP16_.EXP | 5367 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP16_.EXP | EXP16_ | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | EXP15_.EXP | 5358 | ? | 0 | 0 | EXP15_ | NULL | NULL | EXP15_.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 1 | IV_TRUE | EXP16_.EXP +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig + +MACROCELL_INSTANCE | NULL | EXP16_ | LAN_IDE_CP_COPY_0_COPY_0 | 2147483648 | 12 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | EXP16_.EXP | 5367 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP16_.EXP | EXP16_ | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | EXP16_.SI | EXP16_ | 0 | 12 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | EXP16_.EXP | 5359 | ? | 0 | 0 | EXP16_ | NULL | NULL | EXP16_.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 12 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig + +MACROCELL_INSTANCE | NULL | EXP17_ | LAN_IDE_CP_COPY_0_COPY_0 | 2147483648 | 14 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<1>.UIM | 4913 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_2.Q | _12_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<6>.EXP | 5370 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.EXP | IDE_BASEADR<6> | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | EXP17_.EXP | 5371 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP17_.EXP | EXP17_ | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | EXP17_.SI | EXP17_ | 0 | 14 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<1>.UIM | 4913 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_2.Q | _12_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<6>.EXP | 5370 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.EXP | IDE_BASEADR<6> | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | EXP17_.EXP | 5363 | ? | 0 | 0 | EXP17_ | NULL | NULL | EXP17_.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 1 | IV_TRUE | IDE_BASEADR<6>.EXP +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<1>.UIM | IV_FALSE | RW_IBUF +SPPTERM | 5 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<1>.UIM | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_TRUE | AUTO_CONFIG_DONE<2> +SPPTERM | 9 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 9 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 9 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig + +MACROCELL_INSTANCE | NULL | EXP18_ | LAN_IDE_CP_COPY_0_COPY_0 | 2147483648 | 13 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<2>.UIM | 4919 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_1.Q | _11_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | EXP18_.EXP | 5373 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP18_.EXP | EXP18_ | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | EXP18_.SI | EXP18_ | 0 | 13 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<2>.UIM | 4919 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_1.Q | _11_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | EXP18_.EXP | 5365 | ? | 0 | 0 | EXP18_ | NULL | NULL | EXP18_.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<2>.UIM | IV_FALSE | RW_IBUF +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<2>.UIM | IV_TRUE | AS_IBUF +SPPTERM | 3 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<2>.UIM | IV_FALSE | autoconfig +SPPTERM | 5 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<2>.UIM | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_TRUE | AUTO_CONFIG_DONE<2> +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig + +MACROCELL_INSTANCE | NULL | EXP19_ | LAN_IDE_CP_COPY_0_COPY_0 | 2147483648 | 7 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_23_IBUF | 4933 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<7> | 4951 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.Q | IDE_BASEADR<7> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_22_IBUF | 4934 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<6> | 4950 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.Q | IDE_BASEADR<6> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<1> | 4947 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<1>.Q | IDE_BASEADR<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_17_IBUF | 4968 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP20_.EXP | 5379 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP20_.EXP | EXP20_ | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | EXP19_.EXP | 5378 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP19_.EXP | EXP19_ | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | EXP19_.SI | EXP19_ | 0 | 7 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_23_IBUF | 4933 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<7> | 4951 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.Q | IDE_BASEADR<7> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_22_IBUF | 4934 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<6> | 4950 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.Q | IDE_BASEADR<6> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<1> | 4947 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<1>.Q | IDE_BASEADR<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_17_IBUF | 4968 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | EXP20_.EXP | 5379 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP20_.EXP | EXP20_ | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | EXP19_.EXP | 5374 | ? | 0 | 0 | EXP19_ | NULL | NULL | EXP19_.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 1 | IV_TRUE | EXP20_.EXP +SPPTERM | 2 | IV_TRUE | A_23_IBUF | IV_FALSE | IDE_BASEADR<7> +SPPTERM | 2 | IV_FALSE | A_23_IBUF | IV_TRUE | IDE_BASEADR<7> +SPPTERM | 2 | IV_TRUE | A_22_IBUF | IV_FALSE | IDE_BASEADR<6> +SPPTERM | 2 | IV_FALSE | A_22_IBUF | IV_TRUE | IDE_BASEADR<6> +SPPTERM | 2 | IV_TRUE | IDE_BASEADR<1> | IV_FALSE | A_17_IBUF + +MACROCELL_INSTANCE | NULL | EXP20_ | LAN_IDE_CP_COPY_0_COPY_0 | 2147483648 | 4 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_21_IBUF | 4935 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<5> | 4945 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<5>.Q | IDE_BASEADR<5> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<4> | 4944 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<4>.Q | IDE_BASEADR<4> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_20_IBUF | 4970 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_20_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | EXP20_.EXP | 5379 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP20_.EXP | EXP20_ | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | EXP20_.SI | EXP20_ | 0 | 4 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_21_IBUF | 4935 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<5> | 4945 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<5>.Q | IDE_BASEADR<5> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<4> | 4944 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<4>.Q | IDE_BASEADR<4> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_20_IBUF | 4970 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_20_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | EXP20_.EXP | 5375 | ? | 0 | 0 | EXP20_ | NULL | NULL | EXP20_.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 2 | IV_FALSE | A_21_IBUF | IV_TRUE | IDE_BASEADR<5> +SPPTERM | 2 | IV_TRUE | IDE_BASEADR<4> | IV_FALSE | A_20_IBUF +SPPTERM | 2 | IV_FALSE | IDE_BASEADR<4> | IV_TRUE | A_20_IBUF + +MACROCELL_INSTANCE | NULL | EXP21_ | LAN_IDE_CP_COPY_0_COPY_0 | 2147483648 | 7 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<0> | 4943 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<0>.Q | IDE_BASEADR<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_16_IBUF | 4969 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_16_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<1> | 4947 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<1>.Q | IDE_BASEADR<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_17_IBUF | 4968 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<2> | 4948 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<2>.Q | IDE_BASEADR<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_18_IBUF | 4971 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_18_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig.EXP | 5380 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.EXP | autoconfig | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | EXP21_.EXP | 5381 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP21_.EXP | EXP21_ | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | EXP21_.SI | EXP21_ | 0 | 7 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<0> | 4943 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<0>.Q | IDE_BASEADR<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_16_IBUF | 4969 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_16_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<1> | 4947 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<1>.Q | IDE_BASEADR<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_17_IBUF | 4968 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | IDE_BASEADR<2> | 4948 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | IDE_BASEADR<2>.Q | IDE_BASEADR<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_18_IBUF | 4971 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_18_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig.EXP | 5380 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.EXP | autoconfig | 4 | 0 | MC_EXPORT +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | EXP21_.EXP | 5377 | ? | 0 | 0 | EXP21_ | NULL | NULL | EXP21_.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 1 | IV_TRUE | autoconfig.EXP +SPPTERM | 2 | IV_TRUE | IDE_BASEADR<0> | IV_FALSE | A_16_IBUF +SPPTERM | 2 | IV_FALSE | IDE_BASEADR<0> | IV_TRUE | A_16_IBUF +SPPTERM | 2 | IV_FALSE | IDE_BASEADR<1> | IV_TRUE | A_17_IBUF +SPPTERM | 2 | IV_TRUE | IDE_BASEADR<2> | IV_FALSE | A_18_IBUF +SPPTERM | 2 | IV_FALSE | IDE_BASEADR<2> | IV_TRUE | A_18_IBUF + +MACROCELL_INSTANCE | NULL | EXP22_ | LAN_IDE_CP_COPY_0_COPY_0 | 2147483648 | 14 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<3>.UIM | 4922 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_3.Q | _13_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | EXP22_.EXP | 5384 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP22_.EXP | EXP22_ | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | EXP22_.SI | EXP22_ | 0 | 14 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | Dout1<3>.UIM | 4922 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | HPART_CREATED_3.Q | _13_ | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | EXP22_.EXP | 5382 | ? | 0 | 0 | EXP22_ | NULL | NULL | EXP22_.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 5 | IV_TRUE | RESET_IBUF | IV_FALSE | Dout1<3>.UIM | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_TRUE | AUTO_CONFIG_DONE<2> +SPPTERM | 9 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig + +MACROCELL_INSTANCE | NULL | EXP23_ | LAN_IDE_CP_COPY_0_COPY_0 | 2147483648 | 13 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT +NODE | EXP23_.EXP | 5385 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | EXP23_.EXP | EXP23_ | 4 | 0 | MC_EXPORT + +SIGNAL_INSTANCE | EXP23_.SI | EXP23_ | 0 | 13 | 1 +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RESET_IBUF | 4910 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RESET_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | RW_IBUF | 4925 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AS_IBUF | 4926 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | AS_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_5_IBUF | 4927 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_4_IBUF | 4928 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_6_IBUF | 4930 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_3_IBUF | 4931 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_2_IBUF | 4932 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<2> | 4939 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<2>.Q | AUTO_CONFIG_DONE<2> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | autoconfig | 4957 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | autoconfig.Q | autoconfig | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | A_1_IBUF | 4929 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<1> | 4938 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM +INPUT_NODE_TYPE | 1 | 100 | NOTYPE +NODE | AUTO_CONFIG_DONE<0> | 4937 | ? | 0 | 0 | LAN_IDE_CP_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM +OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT +SIGNAL | NODE | EXP23_.EXP | 5383 | ? | 0 | 0 | EXP23_ | NULL | NULL | EXP23_.SI | 7 | 9 | MC_SI_EXPORT +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +SPPTERM | 10 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_FALSE | AUTO_CONFIG_DONE<2> | IV_TRUE | autoconfig +SPPTERM | 11 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_4_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 12 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_TRUE | A_5_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig +SPPTERM | 12 | IV_TRUE | RESET_IBUF | IV_TRUE | RW_IBUF | IV_FALSE | AS_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_4_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | autoconfig + +FB_INSTANCE | FOOBAR1_ | LAN_IDE_CP_COPY_0_COPY_0 | 0 | 0 | 0 +FBPIN | 1 | IDE_CS_1_OBUF | 1 | NULL | 0 | IDE_CS<1> | 1 | 23 | 49152 +FBPIN | 2 | N1$BUF1 | 1 | NULL | 0 | D<7> | 1 | 16 | 49152 +FBPIN | 3 | N1$BUF7 | 1 | NULL | 0 | D<1> | 1 | 17 | 49152 +FBPIN | 4 | IDE_A_2_OBUF$BUF0 | 1 | NULL | 0 | IDE_A<2> | 1 | 25 | 49152 +FBPIN | 5 | N1$BUF0 | 1 | N5 | 1 | D<8> | 1 | 19 | 49152 +FBPIN | 6 | N1$BUF3 | 1 | NULL | 0 | D<5> | 1 | 20 | 49152 +FBPIN | 7 | AUTOCONFIG_IN_PROGRESS | 1 | NULL | 0 | NULL | 0 +FBPIN | 8 | N1$BUF4 | 1 | NULL | 0 | D<4> | 1 | 21 | 49152 +FBPIN | 9 | IDE_CS_0_OBUF | 1 | NULL | 0 | IDE_CS<0> | 1 | 22 | 49152 +FBPIN | 10 | IDE_ENABLE | 1 | NULL | 0 | NULL | 0 | 31 | 49152 +FBPIN | 11 | IDE_A_0_OBUF$BUF0 | 1 | NULL | 0 | IDE_A<0> | 1 | 24 | 49152 +FBPIN | 12 | IDE_A_1_OBUF$BUF0 | 1 | NULL | 0 | IDE_A<1> | 1 | 26 | 49152 +FBPIN | 14 | IDE_R_S | 1 | NULL | 0 | IDE_R | 1 | 27 | 49152 +FBPIN | 15 | IDE_W_S | 1 | NULL | 0 | IDE_W | 1 | 28 | 49152 +FBPIN | 16 | ROM_OE_S | 1 | NULL | 0 | ROM_OE | 1 | 35 | 49152 +FBPIN | 17 | EXP14_ | 1 | NULL | 0 | NULL | 0 | 30 | 57344 +FBPIN | 18 | D<12>_BUFR.MC | 1 | NULL | 0 | NULL | 0 + +FB_INSTANCE | FOOBAR2_ | LAN_IDE_CP_COPY_0_COPY_0 | 0 | 0 | 0 +FBPIN | 1 | D<14>_BUFR.MC | 1 | NULL | 0 | NULL | 0 | 142 | 49152 +FBPIN | 2 | EXP15_ | 1 | RESET_IBUF | 1 | NULL | 0 | 143 | 51200 +FBPIN | 3 | EXP16_ | 1 | NULL | 0 | NULL | 0 +FBPIN | 5 | N1$BUF10 | 1 | NULL | 0 | D<0> | 1 | 2 | 53248 +FBPIN | 8 | AUTO_CONFIG_DONE<2> | 1 | NULL | 0 | NULL | 0 | 5 | 53248 +FBPIN | 9 | AUTO_CONFIG_DONE<0> | 1 | NULL | 0 | NULL | 0 | 6 | 53248 +FBPIN | 10 | AUTO_CONFIG_DONE_CYCLE<2> | 1 | NULL | 0 | NULL | 0 | 7 | 49152 +FBPIN | 11 | AUTO_CONFIG_DONE_CYCLE<0> | 1 | NULL | 0 | NULL | 0 | 9 | 49152 +FBPIN | 12 | IDE_BASEADR<7> | 1 | NULL | 0 | NULL | 0 | 10 | 49152 +FBPIN | 13 | IDE_BASEADR<6> | 1 | NULL | 0 | NULL | 0 | 12 | 49152 +FBPIN | 14 | EXP17_ | 1 | NULL | 0 | NULL | 0 | 11 | 49152 +FBPIN | 15 | D<13>_BUFR.MC | 1 | NULL | 0 | NULL | 0 | 13 | 49152 +FBPIN | 16 | N1$BUF2 | 1 | NULL | 0 | D<6> | 1 | 14 | 49152 +FBPIN | 17 | N1$BUF5 | 1 | NULL | 0 | D<3> | 1 | 15 | 49152 +FBPIN | 18 | EXP18_ | 1 | NULL | 0 | NULL | 0 + +FB_INSTANCE | FOOBAR3_ | LAN_IDE_CP_COPY_0_COPY_0 | 0 | 0 | 0 +FBPIN | 1 | N1$BUF6 | 1 | NULL | 0 | D<2> | 1 | 39 | 49152 +FBPIN | 3 | N1$BUF9 | 1 | N7 | 1 | D<10> | 1 | 41 | 49152 +FBPIN | 4 | _10_ | 1 | N11 | 1 | D<12> | 1 | 44 | 49152 +FBPIN | 7 | _11_ | 1 | N3 | 1 | D<14> | 1 | 46 | 49152 +FBPIN | 9 | N1 | 1 | N6 | 1 | D<9> | 1 | 40 | 49152 +FBPIN | 10 | _13_ | 1 | N4 | 1 | D<15> | 1 | 48 | 49152 +FBPIN | 11 | N1$BUF8 | 1 | N0 | 1 | D<11> | 1 | 43 | 49152 +FBPIN | 12 | _12_ | 1 | N2 | 1 | D<13> | 1 | 45 | 49152 +FBPIN | 14 | NULL | 0 | A_5_IBUF | 1 | NULL | 0 | 49 | 49152 +FBPIN | 15 | AUTO_CONFIG_DONE<1> | 1 | A_4_IBUF | 1 | NULL | 0 | 50 | 49152 +FBPIN | 16 | AUTO_CONFIG_DONE_CYCLE<1> | 1 | NULL | 0 | NULL | 0 +FBPIN | 17 | IDE_BASEADR<3> | 1 | A_6_IBUF | 1 | NULL | 0 | 51 | 49152 +FBPIN | 18 | IDE_BASEADR<2> | 1 | NULL | 0 | NULL | 0 + +FB_INSTANCE | FOOBAR4_ | LAN_IDE_CP_COPY_0_COPY_0 | 0 | 0 | 0 +FBPIN | 1 | ide | 1 | NULL | 0 | NULL | 0 | 118 | 49152 +FBPIN | 2 | EXP19_ | 1 | NULL | 0 | NULL | 0 | 126 | 49152 +FBPIN | 3 | EXP20_ | 1 | NULL | 0 | NULL | 0 | 133 | 49152 +FBPIN | 16 | ide/ide_CLKF | 1 | NULL | 0 | NULL | 0 | 139 | 49152 +FBPIN | 17 | autoconfig | 1 | NULL | 0 | NULL | 0 | 140 | 49152 +FBPIN | 18 | EXP21_ | 1 | NULL | 0 | NULL | 0 + +FB_INSTANCE | FOOBAR5_ | LAN_IDE_CP_COPY_0_COPY_0 | 0 | 0 | 0 +FBPIN | 2 | NULL | 0 | A_3_IBUF | 1 | NULL | 0 | 52 | 49152 +FBPIN | 3 | NULL | 0 | IDE_A_1_OBUF | 1 | NULL | 0 | 59 | 49152 +FBPIN | 6 | NULL | 0 | A_2_IBUF | 1 | NULL | 0 | 54 | 49152 +FBPIN | 9 | NULL | 0 | A_1_IBUF | 1 | NULL | 0 | 57 | 49152 +FBPIN | 10 | ROM_B_0_OBUF$BUF0 | 1 | NULL | 0 | ROM_B<0> | 1 | 68 | 49152 +FBPIN | 11 | NULL | 0 | IDE_A_0_OBUF | 1 | NULL | 0 | 58 | 49152 +FBPIN | 12 | NULL | 0 | IDE_A_2_OBUF | 1 | NULL | 0 | 60 | 49152 +FBPIN | 13 | SHUT_UP<1> | 1 | NULL | 0 | NULL | 0 | 70 | 49152 +FBPIN | 14 | IDE_BASEADR<5> | 1 | A_12_IBUF | 1 | NULL | 0 | 61 | 49152 +FBPIN | 15 | IDE_BASEADR<4> | 1 | A_13_IBUF | 1 | NULL | 0 | 64 | 49152 +FBPIN | 16 | IDE_BASEADR<1> | 1 | NULL | 0 | NULL | 0 +FBPIN | 17 | ROM_B_0_OBUF | 1 | NULL | 0 | ROM_B<1> | 1 | 69 | 49152 +FBPIN | 18 | IDE_BASEADR<0> | 1 | NULL | 0 | NULL | 0 + +FB_INSTANCE | FOOBAR6_ | LAN_IDE_CP_COPY_0_COPY_0 | 0 | 0 | 0 +FBPIN | 16 | EXP22_ | 1 | NULL | 0 | NULL | 0 | 117 | 49152 +FBPIN | 17 | D<15>_BUFR.MC | 1 | NULL | 0 | NULL | 0 | 125 | 49152 +FBPIN | 18 | EXP23_ | 1 | NULL | 0 | NULL | 0 + +FB_INSTANCE | FOOBAR7_ | LAN_IDE_CP_COPY_0_COPY_0 | 0 | 0 | 0 +FBPIN | 3 | NULL | 0 | AUTOBOOT_OFF_IBUF | 1 | NULL | 0 | 75 | 49152 +FBPIN | 9 | NULL | 0 | AS_IBUF | 1 | NULL | 0 | 80 | 49152 +FBPIN | 12 | ROM_B_0_OBUF$BUF1 | 1 | NULL | 0 | DTACK | 1 | 85 | 49152 +FBPIN | 13 | NULL | 0 | UDS_IBUF | 1 | NULL | 0 | 81 | 49152 +FBPIN | 14 | NULL | 0 | A_23_IBUF | 1 | NULL | 0 | 86 | 49152 +FBPIN | 15 | NULL | 0 | A_22_IBUF | 1 | NULL | 0 | 87 | 49152 +FBPIN | 16 | NULL | 0 | RW_IBUF | 1 | NULL | 0 | 83 | 49152 +FBPIN | 17 | NULL | 0 | A_21_IBUF | 1 | NULL | 0 | 88 | 49152 + +FB_INSTANCE | FOOBAR8_ | LAN_IDE_CP_COPY_0_COPY_0 | 0 | 0 | 0 +FBPIN | 2 | NULL | 0 | A_20_IBUF | 1 | NULL | 0 | 91 | 49152 +FBPIN | 3 | NULL | 0 | A_17_IBUF | 1 | NULL | 0 | 95 | 49152 +FBPIN | 4 | NULL | 0 | A_16_IBUF | 1 | NULL | 0 | 97 | 49152 +FBPIN | 5 | NULL | 0 | A_19_IBUF | 1 | NULL | 0 | 92 | 49152 +FBPIN | 8 | NULL | 0 | A_18_IBUF | 1 | NULL | 0 | 94 | 49152 +FBPIN | 11 | NULL | 0 | BERR_IBUF | 1 | NULL | 0 | 98 | 49152 +FBPIN | 13 | NULL | 0 | C1_IBUF | 1 | NULL | 0 | 103 | 49152 +FBPIN | 14 | NULL | 0 | C3_IBUF | 1 | NULL | 0 | 102 | 49152 + +FB_INSTANCE | INPUTPINS_FOOBAR9_ | LAN_IDE_CP_COPY_0_COPY_0 | 0 | 0 | 0 + +BUSINFO | A<23:1> | 23 | 0 | 0 | A<10> | 13 | A<11> | 12 | A<12> | 11 | A<13> | 10 | A<14> | 9 | A<15> | 8 | A<16> | 7 | A<17> | 6 | A<18> | 5 | A<19> | 4 | A<1> | 22 | A<20> | 3 | A<21> | 2 | A<22> | 1 | A<23> | 0 | A<2> | 21 | A<3> | 20 | A<4> | 19 | A<5> | 18 | A<6> | 17 | A<7> | 16 | A<8> | 15 | A<9> | 14 +BUSINFO | D<15:0> | 16 | 0 | 2 | D<0> | 15 | D<10> | 5 | D<11> | 4 | D<12> | 3 | D<13> | 2 | D<14> | 1 | D<15> | 0 | D<1> | 14 | D<2> | 13 | D<3> | 12 | D<4> | 11 | D<5> | 10 | D<6> | 9 | D<7> | 8 | D<8> | 7 | D<9> | 6 +BUSINFO | DQ<15:0> | 16 | 0 | 0 | DQ<0> | 15 | DQ<10> | 5 | DQ<11> | 4 | DQ<12> | 3 | DQ<13> | 2 | DQ<14> | 1 | DQ<15> | 0 | DQ<1> | 14 | DQ<2> | 13 | DQ<3> | 12 | DQ<4> | 11 | DQ<5> | 10 | DQ<6> | 9 | DQ<7> | 8 | DQ<8> | 7 | DQ<9> | 6 +BUSINFO | IDE_A<2:0> | 3 | 0 | 1 | IDE_A<0> | 2 | IDE_A<1> | 1 | IDE_A<2> | 0 +BUSINFO | IDE_CS<1:0> | 2 | 0 | 1 | IDE_CS<0> | 1 | IDE_CS<1> | 0 +BUSINFO | ROM_B<1:0> | 2 | 0 | 1 | ROM_B<0> | 1 | ROM_B<1> | 0 + +FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | RESET | 143 | 1 | AS | 80 | 3 | Dout1<0>.UIM | NULL | 6 | AUTOCONFIG_IN_PROGRESS | NULL | 7 | AUTO_CONFIG_DONE<2> | NULL +FB_ORDER_OF_INPUTS | FOOBAR1_ | 12 | RW | 83 | 13 | AUTOBOOT_OFF | 75 | 14 | A<12> | 61 | 19 | A<10> | 59 | 20 | ide | NULL +FB_ORDER_OF_INPUTS | FOOBAR1_ | 21 | AUTO_CONFIG_DONE<0> | NULL | 22 | A<6> | 51 | 24 | A<2> | 54 | 27 | A<4> | 50 | 28 | autoconfig | NULL +FB_ORDER_OF_INPUTS | FOOBAR1_ | 32 | A<9> | 58 | 35 | AUTO_CONFIG_DONE<1> | NULL | 36 | A<5> | 49 | 38 | A<1> | 57 | 40 | A<13> | 64 +FB_ORDER_OF_INPUTS | FOOBAR1_ | 47 | A<3> | 52 | 50 | ide/ide_CLKF.UIM | NULL | 51 | IDE_ENABLE | NULL | 53 | A<11> | 60 + +FB_IMUX_INDEX | FOOBAR1_ | 176 | 227 | -1 | 39 | -1 | -1 | 6 | 25 | -1 | -1 | -1 | -1 | 221 | 239 | 257 | -1 | -1 | -1 | -1 | 263 | 54 | 26 | 274 | -1 | 273 | -1 | -1 | 272 | 70 | -1 | -1 | -1 | 267 | -1 | -1 | 50 | 268 | -1 | 269 | -1 | 255 | -1 | -1 | -1 | -1 | -1 | -1 | 276 | -1 | -1 | 69 | 9 | -1 | 259 + + +FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | RESET | 143 | 1 | AS | 80 | 2 | D<14> | 46 | 4 | D<15> | 48 | 6 | AUTOCONFIG_IN_PROGRESS | NULL +FB_ORDER_OF_INPUTS | FOOBAR2_ | 7 | AUTO_CONFIG_DONE<2> | NULL | 9 | AUTO_CONFIG_DONE_CYCLE<2> | NULL | 10 | AUTO_CONFIG_DONE_CYCLE<0> | NULL | 11 | IDE_BASEADR<7> | NULL | 12 | RW | 83 +FB_ORDER_OF_INPUTS | FOOBAR2_ | 16 | UDS | 81 | 21 | AUTO_CONFIG_DONE<0> | NULL | 22 | A<6> | 51 | 23 | Dout1<2>.UIM | NULL | 24 | A<2> | 54 +FB_ORDER_OF_INPUTS | FOOBAR2_ | 27 | A<4> | 50 | 28 | autoconfig | NULL | 34 | Dout1<1>.UIM | NULL | 35 | AUTO_CONFIG_DONE<1> | NULL | 36 | A<5> | 49 +FB_ORDER_OF_INPUTS | FOOBAR2_ | 38 | A<1> | 57 | 45 | IDE_BASEADR<6> | NULL | 47 | A<3> | 52 | 50 | ide/ide_CLKF.UIM | NULL + +FB_IMUX_INDEX | FOOBAR2_ | 176 | 227 | 262 | -1 | 264 | -1 | 6 | 25 | -1 | 27 | 28 | 29 | 221 | -1 | -1 | -1 | 225 | -1 | -1 | -1 | -1 | 26 | 274 | 42 | 273 | -1 | -1 | 272 | 70 | -1 | -1 | -1 | -1 | -1 | 47 | 50 | 268 | -1 | 269 | -1 | -1 | -1 | -1 | -1 | -1 | 30 | -1 | 276 | -1 | -1 | 69 | -1 | -1 | -1 + + +FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | RESET | 143 | 1 | AS | 80 | 6 | AUTOCONFIG_IN_PROGRESS | NULL | 11 | D<10> | 41 | 12 | RW | 83 +FB_ORDER_OF_INPUTS | FOOBAR3_ | 16 | UDS | 81 | 17 | IDE_BASEADR<2> | NULL | 18 | D<11> | 43 | 21 | AUTO_CONFIG_DONE<0> | NULL | 22 | A<6> | 51 +FB_ORDER_OF_INPUTS | FOOBAR3_ | 24 | A<2> | 54 | 26 | D<12>_BUFR | NULL | 27 | A<4> | 50 | 28 | autoconfig | NULL | 31 | D<15>_BUFR | NULL +FB_ORDER_OF_INPUTS | FOOBAR3_ | 35 | AUTO_CONFIG_DONE<1> | NULL | 36 | A<5> | 49 | 37 | D<13>_BUFR | NULL | 38 | A<1> | 57 | 47 | A<3> | 52 +FB_ORDER_OF_INPUTS | FOOBAR3_ | 49 | D<14>_BUFR | NULL | 50 | ide/ide_CLKF.UIM | NULL | 52 | AUTO_CONFIG_DONE_CYCLE<1> | NULL | 53 | IDE_BASEADR<3> | NULL + +FB_IMUX_INDEX | FOOBAR3_ | 176 | 227 | -1 | -1 | -1 | -1 | 6 | -1 | -1 | -1 | -1 | 254 | 221 | -1 | -1 | -1 | 225 | 53 | 256 | -1 | -1 | 26 | 274 | -1 | 273 | -1 | 17 | 272 | 70 | -1 | -1 | 106 | -1 | -1 | -1 | 50 | 268 | 32 | 269 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 276 | -1 | 18 | 69 | -1 | 51 | 52 + + +FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | A<19> | 92 | 2 | A<20> | 91 | 6 | A<22> | 87 | 7 | AUTO_CONFIG_DONE<2> | NULL | 11 | IDE_BASEADR<7> | NULL +FB_ORDER_OF_INPUTS | FOOBAR4_ | 12 | SHUT_UP<1> | NULL | 13 | IDE_BASEADR<5> | NULL | 16 | IDE_BASEADR<3> | NULL | 17 | A<21> | 88 | 21 | AUTO_CONFIG_DONE<0> | NULL +FB_ORDER_OF_INPUTS | FOOBAR4_ | 22 | IDE_BASEADR<4> | NULL | 23 | C3 | 102 | 26 | IDE_BASEADR<1> | NULL | 27 | A<23> | 86 | 28 | IDE_BASEADR<2> | NULL +FB_ORDER_OF_INPUTS | FOOBAR4_ | 29 | A<18> | 94 | 34 | BERR | 98 | 35 | AUTO_CONFIG_DONE<1> | NULL | 36 | A<16> | 97 | 44 | IDE_BASEADR<0> | NULL +FB_ORDER_OF_INPUTS | FOOBAR4_ | 47 | IDE_BASEADR<6> | NULL | 50 | ide/ide_CLKF.UIM | NULL | 51 | A<17> | 95 | 53 | C1 | 103 + +FB_IMUX_INDEX | FOOBAR4_ | 209 | -1 | 211 | -1 | -1 | -1 | 215 | 25 | -1 | -1 | -1 | 29 | 84 | 85 | -1 | -1 | 52 | 213 | -1 | -1 | -1 | 26 | 86 | 189 | -1 | -1 | 87 | 217 | 53 | 205 | -1 | -1 | -1 | -1 | 197 | 50 | 199 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 89 | -1 | -1 | 30 | -1 | -1 | 69 | 203 | -1 | 187 + + +FB_ORDER_OF_INPUTS | FOOBAR5_ | 0 | RESET | 143 | 1 | AS | 80 | 12 | RW | 83 | 13 | IDE_BASEADR<5> | NULL | 14 | IDE_BASEADR<4> | NULL +FB_ORDER_OF_INPUTS | FOOBAR5_ | 15 | D<12> | 44 | 16 | UDS | 81 | 19 | SHUT_UP<1> | NULL | 21 | AUTO_CONFIG_DONE<0> | NULL | 22 | A<6> | 51 +FB_ORDER_OF_INPUTS | FOOBAR5_ | 24 | A<2> | 54 | 26 | IDE_BASEADR<1> | NULL | 27 | A<4> | 50 | 28 | autoconfig | NULL | 29 | D<13> | 45 +FB_ORDER_OF_INPUTS | FOOBAR5_ | 35 | AUTO_CONFIG_DONE<1> | NULL | 36 | A<5> | 49 | 38 | A<1> | 57 | 44 | IDE_BASEADR<0> | NULL | 46 | D<8> | 19 +FB_ORDER_OF_INPUTS | FOOBAR5_ | 47 | A<3> | 52 | 50 | ide/ide_CLKF.UIM | NULL | 52 | D<9> | 40 + +FB_IMUX_INDEX | FOOBAR5_ | 176 | 227 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 221 | 85 | 86 | 258 | 225 | -1 | -1 | 84 | -1 | 26 | 274 | -1 | 273 | -1 | 87 | 272 | 70 | 260 | -1 | -1 | -1 | -1 | -1 | 50 | 268 | -1 | 269 | -1 | -1 | -1 | -1 | -1 | 89 | -1 | 212 | 276 | -1 | -1 | 69 | -1 | 252 | -1 + + +FB_ORDER_OF_INPUTS | FOOBAR6_ | 0 | RESET | 143 | 1 | AS | 80 | 7 | AUTO_CONFIG_DONE<2> | NULL | 12 | RW | 83 | 18 | Dout1<3>.UIM | NULL +FB_ORDER_OF_INPUTS | FOOBAR6_ | 21 | AUTO_CONFIG_DONE<0> | NULL | 22 | A<6> | 51 | 24 | A<2> | 54 | 27 | A<4> | 50 | 28 | autoconfig | NULL +FB_ORDER_OF_INPUTS | FOOBAR6_ | 35 | AUTO_CONFIG_DONE<1> | NULL | 36 | A<5> | 49 | 38 | A<1> | 57 | 47 | A<3> | 52 | 50 | ide/ide_CLKF.UIM | NULL + +FB_IMUX_INDEX | FOOBAR6_ | 176 | 227 | -1 | -1 | -1 | -1 | -1 | 25 | -1 | -1 | -1 | -1 | 221 | -1 | -1 | -1 | -1 | -1 | 45 | -1 | -1 | 26 | 274 | -1 | 273 | -1 | -1 | 272 | 70 | -1 | -1 | -1 | -1 | -1 | -1 | 50 | 268 | -1 | 269 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 276 | -1 | -1 | 69 | -1 | -1 | -1 + + +GLOBAL_FSR | RESET | 0 | 0 diff --git a/Logic/LAN_IDE/LAN_IDE_CP.xml b/Logic/LAN_IDE/LAN_IDE_CP.xml new file mode 100644 index 0000000..1b59ec2 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.xml @@ -0,0 +1,3 @@ + + +LAN_IDE_CP.rptC:/Xilinx/14.6/ISE_DS/ISE/xc9500xl/data/xc95144xl.chpLAN_IDE_CP.mfd
Cpld - Unable to retrieve the path to the iSE Project Repository. Will use the default filename of 'LAN_IDE_CP.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'CLK_EXT' based upon the LOC constraint 'P30'. It is recommended that you declare this BUFG explicitedly in your design. Note that for certain device families the output of a BUFG constraint can not drive a gated clock, and the BUFG constraint will be ignored.Cpld:936 - The output buffer 'SLAVE_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'OWN_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'OVR_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'MTACK_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'LAN_WRH_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'LAN_RD_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'LAN_EN_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'LAN_CS_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'LAN_CFG<4>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'LAN_CFG<3>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'LAN_CFG<2>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'LAN_CFG<1>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'INT_OUT_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'CP_WE_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'CP_RD_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'CP_CS_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'CFOUT_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<9>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<8>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<7>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<6>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<5>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<4>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<3>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<2>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<1>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<13>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<12>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<11>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<10>_OBUF' is missing an input and will be deleted.Cpld:936 - The output buffer 'A_LAN<0>_OBUF' is missing an input and will be deleted.Cpld:1007 - Removing unused input(s) 'A<14>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'A<15>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'A<7>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'A<8>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'CFIN'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'CLK_EXT'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'CP_IRQ'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<0>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<10>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<11>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<12>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<13>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<14>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<15>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<1>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<2>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<3>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<4>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<5>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<6>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<7>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<8>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DQ<9>'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DS0'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'DS1'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'FCS'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'IDE_WAIT'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'LAN_INT'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'LDS'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'MTCR'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:1007 - Removing unused input(s) 'Z3'. The input(s) are unused after optimization. Please verify functionality via simulation.Cpld:896 - Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<12> to allow all signals assigned to this function block to be placed.Cpld:896 - Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<14> to allow all signals assigned to this function block to be placed.Cpld:896 - Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<13> to allow all signals assigned to this function block to be placed.Cpld:896 - Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<15> to allow all signals assigned to this function block to be placed. diff --git a/Logic/LAN_IDE/LAN_IDE_CP.xst b/Logic/LAN_IDE/LAN_IDE_CP.xst new file mode 100644 index 0000000..20c79ef --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP.xst @@ -0,0 +1,29 @@ +set -tmpdir "xst/projnav.tmp" +set -xsthdpdir "xst" +run +-ifn LAN_IDE_CP.prj +-ifmt mixed +-ofn LAN_IDE_CP +-ofmt NGC +-p xc9500xl +-top LAN_IDE_CP +-opt_mode Speed +-opt_level 1 +-iuc NO +-keep_hierarchy Yes +-netlist_hierarchy As_Optimized +-rtlview Yes +-hierarchy_separator / +-bus_delimiter <> +-case Maintain +-verilog2001 YES +-fsm_extract YES -fsm_encoding Auto +-safe_implementation No +-mux_extract Yes +-resource_sharing YES +-iobuf YES +-pld_mp YES +-pld_xp YES +-pld_ce YES +-wysiwyg NO +-equivalent_register_removal YES diff --git a/Logic/LAN_IDE/LAN_IDE_CP_build.xml b/Logic/LAN_IDE/LAN_IDE_CP_build.xml new file mode 100644 index 0000000..8123f19 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_build.xml @@ -0,0 +1,249 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_envsettings.html b/Logic/LAN_IDE/LAN_IDE_CP_envsettings.html new file mode 100644 index 0000000..5c8516f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_envsettings.html @@ -0,0 +1,244 @@ +Xilinx System Settings Report + +
System Settings

+ + 
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Environment Settings
Environment Variablexstngdbuild
PATHEXT.COM;
.EXE;
.BAT;
.CMD;
.VBS;
.VBE;
.JS;
.JSE;
.WSF;
.WSH;
.MSC;
.PY
.COM;
.EXE;
.BAT;
.CMD;
.VBS;
.VBE;
.JS;
.JSE;
.WSF;
.WSH;
.MSC;
.PY
PathC:\Xilinx\14.6\ISE_DS\ISE\\lib\nt64;
C:\Xilinx\14.6\ISE_DS\ISE\\bin\nt64;
C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64;
C:\Xilinx\14.6\ISE_DS\ISE\lib\nt64;
C:\Xilinx\14.6\ISE_DS\ISE\..\..\..\DocNav;
C:\Xilinx\14.6\ISE_DS\PlanAhead\bin;
C:\Xilinx\14.6\ISE_DS\EDK\bin\nt64;
C:\Xilinx\14.6\ISE_DS\EDK\lib\nt64;
C:\Xilinx\14.6\ISE_DS\EDK\gnu\microblaze\nt\bin;
C:\Xilinx\14.6\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;
C:\Xilinx\14.6\ISE_DS\EDK\gnuwin\bin;
C:\Xilinx\14.6\ISE_DS\EDK\gnu\arm\nt\bin;
C:\Xilinx\14.6\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt64_be\bin;
C:\Xilinx\14.6\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt64_le\bin;
C:\Xilinx\14.6\ISE_DS\common\bin\nt64;
C:\Xilinx\14.6\ISE_DS\common\lib\nt64;
E:\ispLEVER_Classic2_0\ispcpld\bin;
E:\ispLEVER_Classic2_0\ispFPGA\bin\nt;
E:\ispLEVER_Classic2_0\active-hdl\BIN;
C:\ProgramData\Oracle\Java\javapath;
C:\SynaptiCAD\bin\win32;
C:\Program Files\Java\jre7\bin;
C\Windows\System32;
C:\Program Files (x86)\WinAVR\bin;
C:\Program Files (x86)\WinAVR\utils\bin;
C:\Program Files\Common Files\Microsoft Shared\Windows Live;
C:\Program Files (x86)\SSH Communications Security\SSH Secure Shell;
C:\Program Files (x86)\UltraEdit;
c:\Xilinx\14.6\ISE_DS\ISE\bin\nt64C:\ispLever\ispcpld\bin;
C:\ispLever\ispFPGA\bin\nt;
C:\ispLever\active-hdl\BIN;
C:\Program Files\WinRAR;
C:\SynaptiCAD\bin;
C:\Program Files (x86)\Windows Kits\8.1\Windows Performance Toolkit\;
C:\Program Files\Microsoft SQL Server\110\Tools\Binn\;
C:\Program Files (x86)\Microsoft SDKs\TypeScript\1.0\;
C:\Program Files\Microsoft SQL Server\120\Tools\Binn\;
C:\WINDOWS\system32;
C:\WINDOWS;
C:\WINDOWS\System32\Wbem;
C:\WINDOWS\System32\WindowsPowerShell\v1.0\;
C:\Program Files (x86)\ATI Technologies\ATI.ACE\Core-Static;
%PATH;
C:\Program Files (x86)\IDM Computer Solutions\UltraEdit\;
C:\Program Files (x86)\UltraEdit\;
C:\Program Files\Java\jdk1.7.0_02\bin;
C:\Users\Matze\AppData\Local\Microsoft\WindowsApps
C:\Xilinx\14.6\ISE_DS\ISE\\lib\nt64;
C:\Xilinx\14.6\ISE_DS\ISE\\bin\nt64;
C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64;
C:\Xilinx\14.6\ISE_DS\ISE\lib\nt64;
C:\Xilinx\14.6\ISE_DS\ISE\..\..\..\DocNav;
C:\Xilinx\14.6\ISE_DS\PlanAhead\bin;
C:\Xilinx\14.6\ISE_DS\EDK\bin\nt64;
C:\Xilinx\14.6\ISE_DS\EDK\lib\nt64;
C:\Xilinx\14.6\ISE_DS\EDK\gnu\microblaze\nt\bin;
C:\Xilinx\14.6\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;
C:\Xilinx\14.6\ISE_DS\EDK\gnuwin\bin;
C:\Xilinx\14.6\ISE_DS\EDK\gnu\arm\nt\bin;
C:\Xilinx\14.6\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt64_be\bin;
C:\Xilinx\14.6\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt64_le\bin;
C:\Xilinx\14.6\ISE_DS\common\bin\nt64;
C:\Xilinx\14.6\ISE_DS\common\lib\nt64;
E:\ispLEVER_Classic2_0\ispcpld\bin;
E:\ispLEVER_Classic2_0\ispFPGA\bin\nt;
E:\ispLEVER_Classic2_0\active-hdl\BIN;
C:\ProgramData\Oracle\Java\javapath;
C:\SynaptiCAD\bin\win32;
C:\Program Files\Java\jre7\bin;
C\Windows\System32;
C:\Program Files (x86)\WinAVR\bin;
C:\Program Files (x86)\WinAVR\utils\bin;
C:\Program Files\Common Files\Microsoft Shared\Windows Live;
C:\Program Files (x86)\SSH Communications Security\SSH Secure Shell;
C:\Program Files (x86)\UltraEdit;
c:\Xilinx\14.6\ISE_DS\ISE\bin\nt64C:\ispLever\ispcpld\bin;
C:\ispLever\ispFPGA\bin\nt;
C:\ispLever\active-hdl\BIN;
C:\Program Files\WinRAR;
C:\SynaptiCAD\bin;
C:\Program Files (x86)\Windows Kits\8.1\Windows Performance Toolkit\;
C:\Program Files\Microsoft SQL Server\110\Tools\Binn\;
C:\Program Files (x86)\Microsoft SDKs\TypeScript\1.0\;
C:\Program Files\Microsoft SQL Server\120\Tools\Binn\;
C:\WINDOWS\system32;
C:\WINDOWS;
C:\WINDOWS\System32\Wbem;
C:\WINDOWS\System32\WindowsPowerShell\v1.0\;
C:\Program Files (x86)\ATI Technologies\ATI.ACE\Core-Static;
%PATH;
C:\Program Files (x86)\IDM Computer Solutions\UltraEdit\;
C:\Program Files (x86)\UltraEdit\;
C:\Program Files\Java\jdk1.7.0_02\bin;
C:\Users\Matze\AppData\Local\Microsoft\WindowsApps
XILINXC:\Xilinx\14.6\ISE_DS\ISE\C:\Xilinx\14.6\ISE_DS\ISE\
XILINX_DSPC:\Xilinx\14.6\ISE_DS\ISEC:\Xilinx\14.6\ISE_DS\ISE
XILINX_EDKC:\Xilinx\14.6\ISE_DS\EDKC:\Xilinx\14.6\ISE_DS\EDK
XILINX_PLANAHEADC:\Xilinx\14.6\ISE_DS\PlanAheadC:\Xilinx\14.6\ISE_DS\PlanAhead
+ + 
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Synthesis Property Settings
Switch NameProperty NameValueDefault Value
-ifn LAN_IDE_CP.prj 
-ifmt mixedMIXED
-ofn LAN_IDE_CP 
-ofmt NGCNGC
-p xc9500xl 
-top LAN_IDE_CP 
-opt_modeOptimization GoalSpeedSPEED
-opt_levelOptimization Effort11
-iucUse synthesis Constraints FileNONO
-keep_hierarchyKeep HierarchyYesYES
-netlist_hierarchyNetlist HierarchyAs_Optimizedas_optimized
-rtlviewGenerate RTL SchematicYesNO
-bus_delimiterBus Delimiter<><>
-verilog2001Verilog 2001YESYES
-fsm_extract YESYES
-fsm_encoding AutoAUTO
-safe_implementation NoNO
-resource_sharing YESYES
-iobuf YESYES
-equivalent_register_removal YESYES
+ + 
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Translation Property Settings
Switch NameProperty NameValueDefault Value
-intstyle iseNone
-dd _ngoNone
-p xc95144xl-TQ144-10None
-uc pinlist.ucfNone
+ + 
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Operating System Information
Operating System Informationxstngdbuild
CPU Architecture/SpeedAMD Phenom(tm) II X6 1090T Processor/3200 MHzAMD Phenom(tm) II X6 1090T Processor/3200 MHz
HostDeepThoughtDeepThought
OS NameMicrosoft , 64-bitMicrosoft , 64-bit
OS Releasemajor release (build 9200)major release (build 9200)
+ \ No newline at end of file diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/applet.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/applet.js new file mode 100644 index 0000000..d255dd2 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/applet.js @@ -0,0 +1,128 @@ + var tmpStr = ""; + var waitWin; + + function openWait() { + waitWin = window.open("wait.htm", "wait", + "toolbar=no,location=no,"+ + "directories=no,status=no,menubar=no,scrollbars=no,"+ + "resizable=no,width=300,height=50" ); + } + + function closeWait() { if (waitWin) waitWin.close(); } + + function setMsg(msg){ + + parent.leftnav.setAppletMsg( msg ); + // now send it reload forces + // call to applet paint + location.reload(); + } + + function getMsg(){ + + return( parent.leftnav.getAppletMsg() ); + } + + function resetMsg(){ parent.leftnav.setAppletMsg(""); } + + function printAppletPkg() { + if( isNS() ){ + setMsg("cmd printPkg "); + } + else{ + document.ChipViewerApplet.PrintPkg(); + } + } + + function showAppletGraphicMC(mc) { + if( isNS() ){ + setMsg("cmd showMac " + mc); + } + else{ + document.ChipViewerApplet.ShowMac(mc); + } + } + + function ShowMC() { showAppletGraphicMC(tmpStr); } + + function showAppletGraphicFB(fb) { + if( isNS() ){ + setMsg("cmd showFB " + fb); + } + else{ + document.ChipViewerApplet.ShowFB(fb); + } + } + + function showAppletGraphicPin(pin) { + if( isNS() ){ + setMsg("cmd showPin " + pin); + } + else{ + document.ChipViewerApplet.ShowPin(pin); + } + } + + function ShowFB() { showAppletGraphicFB(tmpStr); } + + function isNS() { + return ((navigator.appName.indexOf("Netscape") >= 0) && (parseFloat(navigator.appVersion) < 5) ) ? true : false; + } + + function isIE(){ + var agt=navigator.userAgent.toLowerCase(); + return( ( (agt.indexOf("msie") != -1) && (agt.indexOf("opera") == -1) ) ? true: false ); + } + + function waitUntilOK() { + if (!waitWin) openWait(); + if (isNS()) { + if (document.ChipViewerApplet.isActive()) closeWait(); + else settimeout("waitUntilOK()",100); + } + else { + if (document.ChipViewerApplet.readyState == 4) closeWait(); + else settimeout("waitUntilOK()",100); + } + } + + + // check that the applet if file has been generated + // this can only be done if the applets been loaded. + function fileExists(fileName){ + + if( document.ChipViewerApplet.readyState != 4 ) { + window.alert("Navigation disabled until the applet is loaded." ); + } + if( isIE() ){ + if( parent.leftnav.getAppletPermission() == 1 ){ + if( document.ChipViewerApplet.TestFileExists(fileName) == 1 ){ + window.alert("file exist tests true" ); + return( true ); + } + } + else{ + window.alert("file exist returns true no permission" ); + return( true ); + } + } + else{ + return( true ); + } + window.alert("file exist returns false" ); + return( false ); + } + + + + function setPermission(){ + + if( isIE() ){ + if( document.ChipViewerApplet.granted() ){ + parent.leftnav.setAppletPermission(); + } + } + else{ + return( true ); + } + } diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/appletref.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/appletref.htm new file mode 100644 index 0000000..2182301 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/appletref.htm @@ -0,0 +1,14 @@ + + + + + + + + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/ascii.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/ascii.htm new file mode 100644 index 0000000..811ab7e --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/ascii.htm @@ -0,0 +1,1175 @@ + +
+ 
+cpldfit:  version P.68d                             Xilinx Inc.
+                                  Fitter Report
+Design Name: LAN_IDE_CP                          Date: 12-15-2016,  7:48PM
+Device Used: XC95144XL-10-TQ144
+Fitting Status: Successful
+
+*************************  Mapped Resource Summary  **************************
+
+Macrocells     Product Terms    Function Block   Registers      Pins           
+Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
+51 /144 ( 35%) 179 /720  ( 25%) 134/432 ( 31%)   26 /144 ( 18%) 54 /117 ( 46%)
+
+** Function Block Resources **
+
+Function    Mcells      FB Inps     Pterms      IO          
+Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
+FB1          16/18       24/54       40/90      13/15
+FB2          11/18       24/54       56/90       4/15
+FB3          12/18       24/54       25/90      11/15
+FB4           3/18       24/54       25/90       0/15
+FB5           7/18       23/54       19/90      10/14
+FB6           1/18       15/54       14/90       0/13
+FB7           1/18        0/54        0/90       8/15
+FB8           0/18        0/54        0/90       8/15
+             -----       -----       -----      -----    
+             51/144     134/432     179/720     54/117
+
+* - Resource is exhausted
+
+** Global Control Resources **
+
+Global clock net(s) unused.
+Global output enable net(s) unused.
+Signal 'RESET' mapped onto global set/reset net GSR.
+
+** Pin Resources **
+
+Signal Type    Required     Mapped  |  Pin Type            Used    Total 
+------------------------------------|------------------------------------
+Input         :   26          26    |  I/O              :    52     109
+Output        :   19          19    |  GCK/IO           :     0       3
+Bidirectional :    8           8    |  GTS/IO           :     1       4
+GCK           :    0           0    |  GSR/IO           :     1       1
+GTS           :    0           0    |
+GSR           :    1           1    |
+                 ----        ----
+        Total     54          54
+
+** Power Data **
+
+There are 51 macrocells in high performance mode (MCHP).
+There are 0 macrocells in low power mode (MCLP).
+End of Mapped Resource Summary
+**************************  Errors and Warnings  ***************************
+
+WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
+   use the default filename of 'LAN_IDE_CP.ise'.
+INFO:Cpld - Inferring BUFG constraint for signal 'CLK_EXT' based upon the LOC
+   constraint 'P30'. It is recommended that you declare this BUFG explicitedly
+   in your design. Note that for certain device families the output of a BUFG
+   constraint can not drive a gated clock, and the BUFG constraint will be
+   ignored.
+WARNING:Cpld:936 - The output buffer 'SLAVE_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'OWN_OBUF' is missing an input and will be
+   deleted.
+WARNING:Cpld:936 - The output buffer 'OVR_OBUF' is missing an input and will be
+   deleted.
+WARNING:Cpld:936 - The output buffer 'MTACK_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'LAN_WRH_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'LAN_RD_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'LAN_EN_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'LAN_CS_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'LAN_CFG<4>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'LAN_CFG<3>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'LAN_CFG<2>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'LAN_CFG<1>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'INT_OUT_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'CP_WE_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'CP_RD_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'CP_CS_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'CFOUT_OBUF' is missing an input and will
+   be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<9>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<8>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<7>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<6>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<5>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<4>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<3>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<2>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<1>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<13>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<12>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<11>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<10>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:936 - The output buffer 'A_LAN<0>_OBUF' is missing an input and
+   will be deleted.
+WARNING:Cpld:1007 - Removing unused input(s) 'A<14>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'A<15>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'A<7>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'A<8>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'CFIN'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'CLK_EXT'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'CP_IRQ'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<0>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<10>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<11>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<12>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<13>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<14>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<15>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<1>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<2>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<3>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<4>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<5>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<6>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<7>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<8>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DQ<9>'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DS0'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'DS1'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'FCS'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'IDE_WAIT'.  The input(s) are
+   unused after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'LAN_INT'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'LDS'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'MTCR'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:1007 - Removing unused input(s) 'Z3'.  The input(s) are unused
+   after optimization. Please verify functionality via simulation.
+WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3,
+   because too many function block product terms are required. Buffering output
+   signal D<12> to allow all signals assigned to this function block to be
+   placed.
+WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3,
+   because too many function block product terms are required. Buffering output
+   signal D<14> to allow all signals assigned to this function block to be
+   placed.
+WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3,
+   because too many function block product terms are required. Buffering output
+   signal D<13> to allow all signals assigned to this function block to be
+   placed.
+WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3,
+   because too many function block product terms are required. Buffering output
+   signal D<15> to allow all signals assigned to this function block to be
+   placed.
+*************************  Summary of Mapped Logic  ************************
+
+** 27 Outputs **
+
+Signal                     Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
+Name                       Pts   Inps          No.  Type    Use     Mode Rate State
+IDE_CS<1>                  1     1     FB1_1   23   I/O     O       STD  FAST 
+D<7>                       1     2     FB1_2   16   I/O     O       STD  FAST 
+D<1>                       1     2     FB1_3   17   I/O     O       STD  FAST 
+IDE_A<2>                   1     1     FB1_4   25   I/O     O       STD  FAST 
+D<8>                       1     2     FB1_5   19   I/O     I/O     STD  FAST 
+D<5>                       1     2     FB1_6   20   I/O     O       STD  FAST 
+D<4>                       1     2     FB1_8   21   I/O     O       STD  FAST 
+IDE_CS<0>                  1     1     FB1_9   22   I/O     O       STD  FAST 
+IDE_A<0>                   1     1     FB1_11  24   I/O     O       STD  FAST 
+IDE_A<1>                   1     1     FB1_12  26   I/O     O       STD  FAST 
+IDE_R                      2     6     FB1_14  27   I/O     O       STD  FAST SET
+IDE_W                      2     5     FB1_15  28   I/O     O       STD  FAST SET
+ROM_OE                     2     6     FB1_16  35   I/O     O       STD  FAST SET
+D<0>                       1     2     FB2_5   2    GTS/I/O O       STD  FAST 
+D<6>                       1     2     FB2_16  14   I/O     O       STD  FAST 
+D<3>                       1     2     FB2_17  15   I/O     O       STD  FAST 
+D<2>                       1     2     FB3_1   39   I/O     O       STD  FAST 
+D<10>                      1     2     FB3_3   41   I/O     I/O     STD  FAST 
+D<12>                      2     3     FB3_4   44   I/O     I/O     STD  FAST 
+D<14>                      2     3     FB3_7   46   I/O     I/O     STD  FAST 
+D<9>                       1     2     FB3_9   40   I/O     I/O     STD  FAST 
+D<15>                      2     3     FB3_10  48   I/O     I/O     STD  FAST 
+D<11>                      1     2     FB3_11  43   I/O     I/O     STD  FAST 
+D<13>                      2     3     FB3_12  45   I/O     I/O     STD  FAST 
+ROM_B<0>                   0     0     FB5_10  68   I/O     O       STD  FAST 
+ROM_B<1>                   0     0     FB5_17  69   I/O     O       STD  FAST 
+DTACK                      0     0     FB7_12  85   I/O     O       STD  FAST 
+
+** 24 Buried Nodes **
+
+Signal                     Total Total Loc     Pwr  Reg Init
+Name                       Pts   Inps          Mode State
+AUTOCONFIG_IN_PROGRESS     2     3     FB1_7   STD  RESET
+IDE_ENABLE                 3     6     FB1_10  STD  RESET
+D<12>_BUFR                 19    16    FB1_18  STD  RESET
+D<14>_BUFR                 18    15    FB2_1   STD  RESET
+AUTO_CONFIG_DONE<2>        2     2     FB2_8   STD  RESET
+AUTO_CONFIG_DONE<0>        2     2     FB2_9   STD  RESET
+AUTO_CONFIG_DONE_CYCLE<2>  3     15    FB2_10  STD  RESET
+AUTO_CONFIG_DONE_CYCLE<0>  3     13    FB2_11  STD  RESET
+IDE_BASEADR<7>             4     16    FB2_12  STD  RESET
+IDE_BASEADR<6>             4     16    FB2_13  STD  RESET
+D<13>_BUFR                 17    15    FB2_15  STD  RESET
+AUTO_CONFIG_DONE<1>        2     2     FB3_15  STD  RESET
+AUTO_CONFIG_DONE_CYCLE<1>  3     14    FB3_16  STD  RESET
+IDE_BASEADR<3>             4     16    FB3_17  STD  RESET
+IDE_BASEADR<2>             4     16    FB3_18  STD  RESET
+ide                        19    19    FB4_1   STD  RESET
+ide/ide_CLKF               2     2     FB4_16  STD  
+autoconfig                 4     13    FB4_17  STD  RESET
+SHUT_UP<1>                 3     15    FB5_13  STD  RESET
+IDE_BASEADR<5>             4     16    FB5_14  STD  RESET
+IDE_BASEADR<4>             4     16    FB5_15  STD  RESET
+IDE_BASEADR<1>             4     16    FB5_16  STD  RESET
+IDE_BASEADR<0>             4     16    FB5_18  STD  RESET
+D<15>_BUFR                 14    15    FB6_17  STD  RESET
+
+** 27 Inputs **
+
+Signal                     Loc     Pin  Pin     Pin     
+Name                               No.  Type    Use     
+RESET                      FB2_2   143  GSR/I/O GSR/I
+A<5>                       FB3_14  49   I/O     I
+A<4>                       FB3_15  50   I/O     I
+A<6>                       FB3_17  51   I/O     I
+A<3>                       FB5_2   52   I/O     I
+A<10>                      FB5_3   59   I/O     I
+A<2>                       FB5_6   54   I/O     I
+A<1>                       FB5_9   57   I/O     I
+A<9>                       FB5_11  58   I/O     I
+A<11>                      FB5_12  60   I/O     I
+A<12>                      FB5_14  61   I/O     I
+A<13>                      FB5_15  64   I/O     I
+AUTOBOOT_OFF               FB7_3   75   I/O     I
+AS                         FB7_9   80   I/O     I
+UDS                        FB7_13  81   I/O     I
+A<23>                      FB7_14  86   I/O     I
+A<22>                      FB7_15  87   I/O     I
+RW                         FB7_16  83   I/O     I
+A<21>                      FB7_17  88   I/O     I
+A<20>                      FB8_2   91   I/O     I
+A<17>                      FB8_3   95   I/O     I
+A<16>                      FB8_4   97   I/O     I
+A<19>                      FB8_5   92   I/O     I
+A<18>                      FB8_8   94   I/O     I
+BERR                       FB8_11  98   I/O     I
+C1                         FB8_13  103  I/O     I
+C3                         FB8_14  102  I/O     I
+
+Legend:
+Pin No. - ~ - User Assigned
+**************************  Function Block Details  ************************
+Legend:
+Total Pt     - Total product terms used by the macrocell signal
+Imp Pt       - Product terms imported from other macrocells
+Exp Pt       - Product terms exported to other macrocells
+               in direction shown
+Unused Pt    - Unused local product terms remaining in macrocell
+Loc          - Location where logic was mapped in device
+Pin Type/Use - I  - Input             GCK - Global Clock
+               O  - Output            GTS - Global Output Enable
+              (b) - Buried macrocell  GSR - Global Set/Reset
+X            - Signal used as input to the macrocell logic.
+Pin No.      - ~  - User Assigned
+*********************************** FB1  ***********************************
+Number of function block inputs used/remaining:               24/30
+Number of signals used by logic mapping into function block:  24
+Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
+Name                Pt      Pt    Pt  Pt               #    Type    Use
+IDE_CS<1>             1       1<- /\5   0     FB1_1   23    I/O     O
+D<7>                  1       0   /\1   3     FB1_2   16    I/O     O
+D<1>                  1       0     0   4     FB1_3   17    I/O     O
+IDE_A<2>              1       0     0   4     FB1_4   25    I/O     O
+D<8>                  1       0     0   4     FB1_5   19    I/O     I/O
+D<5>                  1       0     0   4     FB1_6   20    I/O     O
+AUTOCONFIG_IN_PROGRESS
+                      2       0     0   3     FB1_7         (b)     (b)
+D<4>                  1       0     0   4     FB1_8   21    I/O     O
+IDE_CS<0>             1       0     0   4     FB1_9   22    I/O     O
+IDE_ENABLE            3       0     0   2     FB1_10  31    I/O     (b)
+IDE_A<0>              1       0     0   4     FB1_11  24    I/O     O
+IDE_A<1>              1       0     0   4     FB1_12  26    I/O     O
+(unused)              0       0     0   5     FB1_13        (b)     
+IDE_R                 2       0     0   3     FB1_14  27    I/O     O
+IDE_W                 2       0   \/1   2     FB1_15  28    I/O     O
+ROM_OE                2       1<- \/4   0     FB1_16  35    I/O     O
+(unused)              0       0   \/5   0     FB1_17  30    GCK/I/O (b)
+D<12>_BUFR           19      14<-   0   0     FB1_18        (b)     (b)
+
+Signals Used by Logic in Function Block
+  1: AS                       9: A<1>              17: A<10> 
+  2: AUTOBOOT_OFF            10: A<2>              18: A<11> 
+  3: AUTOCONFIG_IN_PROGRESS  11: A<3>              19: IDE_ENABLE 
+  4: AUTO_CONFIG_DONE<0>     12: A<4>              20: RESET 
+  5: AUTO_CONFIG_DONE<1>     13: A<5>              21: RW 
+  6: AUTO_CONFIG_DONE<2>     14: A<6>              22: autoconfig 
+  7: A<12>                   15: D<12>             23: ide 
+  8: A<13>                   16: A<9>              24: ide/ide_CLKF 
+
+Signal                        1         2         3         4 FB
+Name                0----+----0----+----0----+----0----+----0 Inputs
+IDE_CS<1>            .......X................................ 1
+D<7>                 ..X.................X................... 2
+D<1>                 ..X.................X................... 2
+IDE_A<2>             .................X...................... 1
+D<8>                 ..X.................X................... 2
+D<5>                 ..X.................X................... 2
+AUTOCONFIG_IN_PROGRESS 
+                     X....................X.X................ 3
+D<4>                 ..X.................X................... 2
+IDE_CS<0>            ......X................................. 1
+IDE_ENABLE           X.................XXX.XX................ 6
+IDE_A<0>             ...............X........................ 1
+IDE_A<1>             ................X....................... 1
+IDE_R                X.................XXX.XX................ 6
+IDE_W                X..................XX.XX................ 5
+ROM_OE               X.................XXX.XX................ 6
+D<12>_BUFR           XX.XXX..XXXXXXX....XXX.X................ 16
+                    0----+----1----+----2----+----3----+----4
+                              0         0         0         0
+*********************************** FB2  ***********************************
+Number of function block inputs used/remaining:               24/30
+Number of signals used by logic mapping into function block:  24
+Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
+Name                Pt      Pt    Pt  Pt               #    Type    Use
+D<14>_BUFR           18      13<-   0   0     FB2_1   142   I/O     (b)
+(unused)              0       0   /\5   0     FB2_2   143   GSR/I/O GSR/I
+(unused)              0       0   /\3   2     FB2_3         (b)     (b)
+(unused)              0       0     0   5     FB2_4   4     I/O     
+D<0>                  1       0     0   4     FB2_5   2     GTS/I/O O
+(unused)              0       0     0   5     FB2_6   3     GTS/I/O 
+(unused)              0       0     0   5     FB2_7         (b)     
+AUTO_CONFIG_DONE<2>   2       0     0   3     FB2_8   5     GTS/I/O (b)
+AUTO_CONFIG_DONE<0>   2       0     0   3     FB2_9   6     GTS/I/O (b)
+AUTO_CONFIG_DONE_CYCLE<2>
+                      3       0     0   2     FB2_10  7     I/O     (b)
+AUTO_CONFIG_DONE_CYCLE<0>
+                      3       0   \/1   1     FB2_11  9     I/O     (b)
+IDE_BASEADR<7>        4       1<- \/2   0     FB2_12  10    I/O     (b)
+IDE_BASEADR<6>        4       2<- \/3   0     FB2_13  12    I/O     (b)
+(unused)              0       0   \/5   0     FB2_14  11    I/O     (b)
+D<13>_BUFR           17      12<-   0   0     FB2_15  13    I/O     (b)
+D<6>                  1       0   /\4   0     FB2_16  14    I/O     O
+D<3>                  1       0     0   4     FB2_17  15    I/O     O
+(unused)              0       0   \/5   0     FB2_18        (b)     (b)
+
+Signals Used by Logic in Function Block
+  1: AS                          9: A<2>              17: IDE_BASEADR<7> 
+  2: AUTOCONFIG_IN_PROGRESS     10: A<3>              18: D<14>.PIN 
+  3: AUTO_CONFIG_DONE<0>        11: A<4>              19: D<15>.PIN 
+  4: AUTO_CONFIG_DONE<1>        12: A<5>              20: RESET 
+  5: AUTO_CONFIG_DONE<2>        13: A<6>              21: RW 
+  6: AUTO_CONFIG_DONE_CYCLE<0>  14: D<13>             22: UDS 
+  7: AUTO_CONFIG_DONE_CYCLE<2>  15: D<14>             23: autoconfig 
+  8: A<1>                       16: IDE_BASEADR<6>    24: ide/ide_CLKF 
+
+Signal                        1         2         3         4 FB
+Name                0----+----0----+----0----+----0----+----0 Inputs
+D<14>_BUFR           X.XXX..XXXXXX.X....XX.XX................ 15
+D<0>                 .X..................X................... 2
+AUTO_CONFIG_DONE<2>  X.....X................................. 2
+AUTO_CONFIG_DONE<0>  X....X.................................. 2
+AUTO_CONFIG_DONE_CYCLE<2> 
+                     X.XXX.XX.XXXX......XXXXX................ 15
+AUTO_CONFIG_DONE_CYCLE<0> 
+                     X.X..X.X.XXXX......XXXXX................ 13
+IDE_BASEADR<7>       X.XX...XXXXXX...X.XXXXXX................ 16
+IDE_BASEADR<6>       X.XX...XXXXXX..X.X.XXXXX................ 16
+D<13>_BUFR           X.XXX..XXXXXXX.....XX.XX................ 15
+D<6>                 .X..................X................... 2
+D<3>                 .X..................X................... 2
+                    0----+----1----+----2----+----3----+----4
+                              0         0         0         0
+*********************************** FB3  ***********************************
+Number of function block inputs used/remaining:               24/30
+Number of signals used by logic mapping into function block:  24
+Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
+Name                Pt      Pt    Pt  Pt               #    Type    Use
+D<2>                  1       0     0   4     FB3_1   39    I/O     O
+(unused)              0       0     0   5     FB3_2   32    GCK/I/O 
+D<10>                 1       0     0   4     FB3_3   41    I/O     I/O
+D<12>                 2       0     0   3     FB3_4   44    I/O     I/O
+(unused)              0       0     0   5     FB3_5   33    I/O     
+(unused)              0       0     0   5     FB3_6   34    I/O     
+D<14>                 2       0     0   3     FB3_7   46    I/O     I/O
+(unused)              0       0     0   5     FB3_8   38    GCK/I/O 
+D<9>                  1       0     0   4     FB3_9   40    I/O     I/O
+D<15>                 2       0     0   3     FB3_10  48    I/O     I/O
+D<11>                 1       0     0   4     FB3_11  43    I/O     I/O
+D<13>                 2       0     0   3     FB3_12  45    I/O     I/O
+(unused)              0       0     0   5     FB3_13        (b)     
+(unused)              0       0     0   5     FB3_14  49    I/O     I
+AUTO_CONFIG_DONE<1>   2       0     0   3     FB3_15  50    I/O     I
+AUTO_CONFIG_DONE_CYCLE<1>
+                      3       0     0   2     FB3_16        (b)     (b)
+IDE_BASEADR<3>        4       0     0   1     FB3_17  51    I/O     I
+IDE_BASEADR<2>        4       0     0   1     FB3_18        (b)     (b)
+
+Signals Used by Logic in Function Block
+  1: AS                          9: A<4>              17: IDE_BASEADR<3> 
+  2: AUTOCONFIG_IN_PROGRESS     10: A<5>              18: D<11>.PIN 
+  3: AUTO_CONFIG_DONE<0>        11: A<6>              19: D<10>.PIN 
+  4: AUTO_CONFIG_DONE<1>        12: D<12>_BUFR        20: RESET 
+  5: AUTO_CONFIG_DONE_CYCLE<1>  13: D<13>_BUFR        21: RW 
+  6: A<1>                       14: D<14>_BUFR        22: UDS 
+  7: A<2>                       15: D<15>_BUFR        23: autoconfig 
+  8: A<3>                       16: IDE_BASEADR<2>    24: ide/ide_CLKF 
+
+Signal                        1         2         3         4 FB
+Name                0----+----0----+----0----+----0----+----0 Inputs
+D<2>                 .X..................X................... 2
+D<10>                .X..................X................... 2
+D<12>                .X.........X........X................... 3
+D<14>                .X...........X......X................... 3
+D<9>                 .X..................X................... 2
+D<15>                .X............X.....X................... 3
+D<11>                .X..................X................... 2
+D<13>                .X..........X.......X................... 3
+AUTO_CONFIG_DONE<1>  X...X................................... 2
+AUTO_CONFIG_DONE_CYCLE<1> 
+                     X.XXXX.XXXX........XXXXX................ 14
+IDE_BASEADR<3>       X.XX.XXXXXX.....XX.XXXXX................ 16
+IDE_BASEADR<2>       X.XX.XXXXXX....X..XXXXXX................ 16
+                    0----+----1----+----2----+----3----+----4
+                              0         0         0         0
+*********************************** FB4  ***********************************
+Number of function block inputs used/remaining:               24/30
+Number of signals used by logic mapping into function block:  24
+Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
+Name                Pt      Pt    Pt  Pt               #    Type    Use
+ide                  19      14<-   0   0     FB4_1   118   I/O     (b)
+(unused)              0       0   /\5   0     FB4_2   126   I/O     (b)
+(unused)              0       0   /\3   2     FB4_3   133   I/O     (b)
+(unused)              0       0     0   5     FB4_4         (b)     
+(unused)              0       0     0   5     FB4_5   128   I/O     
+(unused)              0       0     0   5     FB4_6   129   I/O     
+(unused)              0       0     0   5     FB4_7         (b)     
+(unused)              0       0     0   5     FB4_8   130   I/O     
+(unused)              0       0     0   5     FB4_9   131   I/O     
+(unused)              0       0     0   5     FB4_10  135   I/O     
+(unused)              0       0     0   5     FB4_11  132   I/O     
+(unused)              0       0     0   5     FB4_12  134   I/O     
+(unused)              0       0     0   5     FB4_13  137   I/O     
+(unused)              0       0     0   5     FB4_14  136   I/O     
+(unused)              0       0     0   5     FB4_15  138   I/O     
+ide/ide_CLKF          2       0     0   3     FB4_16  139   I/O     (b)
+autoconfig            4       0   \/1   0     FB4_17  140   I/O     (b)
+(unused)              0       0   \/5   0     FB4_18        (b)     (b)
+
+Signals Used by Logic in Function Block
+  1: AUTO_CONFIG_DONE<0>   9: A<21>             17: IDE_BASEADR<2> 
+  2: AUTO_CONFIG_DONE<1>  10: A<22>             18: IDE_BASEADR<3> 
+  3: AUTO_CONFIG_DONE<2>  11: A<23>             19: IDE_BASEADR<4> 
+  4: A<16>                12: BERR              20: IDE_BASEADR<5> 
+  5: A<17>                13: C1                21: IDE_BASEADR<6> 
+  6: A<18>                14: C3                22: IDE_BASEADR<7> 
+  7: A<19>                15: IDE_BASEADR<0>    23: SHUT_UP<1> 
+  8: A<20>                16: IDE_BASEADR<1>    24: ide/ide_CLKF 
+
+Signal                        1         2         3         4 FB
+Name                0----+----0----+----0----+----0----+----0 Inputs
+ide                  ...XXXXXXXXX..XXXXXXXXXX................ 19
+ide/ide_CLKF         ............XX.......................... 2
+autoconfig           XXXXXXXXXXXX...........X................ 13
+                    0----+----1----+----2----+----3----+----4
+                              0         0         0         0
+*********************************** FB5  ***********************************
+Number of function block inputs used/remaining:               23/31
+Number of signals used by logic mapping into function block:  23
+Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
+Name                Pt      Pt    Pt  Pt               #    Type    Use
+(unused)              0       0     0   5     FB5_1         (b)     
+(unused)              0       0     0   5     FB5_2   52    I/O     I
+(unused)              0       0     0   5     FB5_3   59    I/O     I
+(unused)              0       0     0   5     FB5_4         (b)     
+(unused)              0       0     0   5     FB5_5   53    I/O     
+(unused)              0       0     0   5     FB5_6   54    I/O     I
+(unused)              0       0     0   5     FB5_7   66    I/O     
+(unused)              0       0     0   5     FB5_8   56    I/O     
+(unused)              0       0     0   5     FB5_9   57    I/O     I
+ROM_B<0>              0       0     0   5     FB5_10  68    I/O     O
+(unused)              0       0     0   5     FB5_11  58    I/O     I
+(unused)              0       0     0   5     FB5_12  60    I/O     I
+SHUT_UP<1>            3       0     0   2     FB5_13  70    I/O     (b)
+IDE_BASEADR<5>        4       0     0   1     FB5_14  61    I/O     I
+IDE_BASEADR<4>        4       0     0   1     FB5_15  64    I/O     I
+IDE_BASEADR<1>        4       0     0   1     FB5_16        (b)     (b)
+ROM_B<1>              0       0     0   5     FB5_17  69    I/O     O
+IDE_BASEADR<0>        4       0     0   1     FB5_18        (b)     (b)
+
+Signals Used by Logic in Function Block
+  1: AS                    9: A<6>              17: D<9>.PIN 
+  2: AUTO_CONFIG_DONE<0>  10: IDE_BASEADR<0>    18: RESET 
+  3: AUTO_CONFIG_DONE<1>  11: IDE_BASEADR<1>    19: RW 
+  4: A<1>                 12: IDE_BASEADR<4>    20: SHUT_UP<1> 
+  5: A<2>                 13: IDE_BASEADR<5>    21: UDS 
+  6: A<3>                 14: D<12>.PIN         22: autoconfig 
+  7: A<4>                 15: D<13>.PIN         23: ide/ide_CLKF 
+  8: A<5>                 16: D<8>.PIN         
+
+Signal                        1         2         3         4 FB
+Name                0----+----0----+----0----+----0----+----0 Inputs
+ROM_B<0>             ........................................ 0
+SHUT_UP<1>           XXXXXXXXX........XXXXXX................. 15
+IDE_BASEADR<5>       XXXXXXXXX...X.X..XX.XXX................. 16
+IDE_BASEADR<4>       XXXXXXXXX..X.X...XX.XXX................. 16
+IDE_BASEADR<1>       XXXXXXXXX.X.....XXX.XXX................. 16
+ROM_B<1>             ........................................ 0
+IDE_BASEADR<0>       XXXXXXXXXX.....X.XX.XXX................. 16
+                    0----+----1----+----2----+----3----+----4
+                              0         0         0         0
+*********************************** FB6  ***********************************
+Number of function block inputs used/remaining:               15/39
+Number of signals used by logic mapping into function block:  15
+Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
+Name                Pt      Pt    Pt  Pt               #    Type    Use
+(unused)              0       0     0   5     FB6_1         (b)     
+(unused)              0       0     0   5     FB6_2   106   I/O     
+(unused)              0       0     0   5     FB6_3         (b)     
+(unused)              0       0     0   5     FB6_4   111   I/O     
+(unused)              0       0     0   5     FB6_5   110   I/O     
+(unused)              0       0     0   5     FB6_6   112   I/O     
+(unused)              0       0     0   5     FB6_7         (b)     
+(unused)              0       0     0   5     FB6_8   113   I/O     
+(unused)              0       0     0   5     FB6_9   116   I/O     
+(unused)              0       0     0   5     FB6_10  115   I/O     
+(unused)              0       0     0   5     FB6_11  119   I/O     
+(unused)              0       0     0   5     FB6_12  120   I/O     
+(unused)              0       0     0   5     FB6_13        (b)     
+(unused)              0       0     0   5     FB6_14  121   I/O     
+(unused)              0       0     0   5     FB6_15  124   I/O     
+(unused)              0       0   \/4   1     FB6_16  117   I/O     (b)
+D<15>_BUFR           14       9<-   0   0     FB6_17  125   I/O     (b)
+(unused)              0       0   /\5   0     FB6_18        (b)     (b)
+
+Signals Used by Logic in Function Block
+  1: AS                    6: A<2>              11: D<15> 
+  2: AUTO_CONFIG_DONE<0>   7: A<3>              12: RESET 
+  3: AUTO_CONFIG_DONE<1>   8: A<4>              13: RW 
+  4: AUTO_CONFIG_DONE<2>   9: A<5>              14: autoconfig 
+  5: A<1>                 10: A<6>              15: ide/ide_CLKF 
+
+Signal                        1         2         3         4 FB
+Name                0----+----0----+----0----+----0----+----0 Inputs
+D<15>_BUFR           XXXXXXXXXXXXXXX......................... 15
+                    0----+----1----+----2----+----3----+----4
+                              0         0         0         0
+*********************************** FB7  ***********************************
+Number of function block inputs used/remaining:               0/54
+Number of signals used by logic mapping into function block:  0
+Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
+Name                Pt      Pt    Pt  Pt               #    Type    Use
+(unused)              0       0     0   5     FB7_1         (b)     
+(unused)              0       0     0   5     FB7_2   71    I/O     
+(unused)              0       0     0   5     FB7_3   75    I/O     I
+(unused)              0       0     0   5     FB7_4         (b)     
+(unused)              0       0     0   5     FB7_5   74    I/O     
+(unused)              0       0     0   5     FB7_6   76    I/O     
+(unused)              0       0     0   5     FB7_7   77    I/O     
+(unused)              0       0     0   5     FB7_8   78    I/O     
+(unused)              0       0     0   5     FB7_9   80    I/O     I
+(unused)              0       0     0   5     FB7_10  79    I/O     
+(unused)              0       0     0   5     FB7_11  82    I/O     
+DTACK                 0       0     0   5     FB7_12  85    I/O     O
+(unused)              0       0     0   5     FB7_13  81    I/O     I
+(unused)              0       0     0   5     FB7_14  86    I/O     I
+(unused)              0       0     0   5     FB7_15  87    I/O     I
+(unused)              0       0     0   5     FB7_16  83    I/O     I
+(unused)              0       0     0   5     FB7_17  88    I/O     I
+(unused)              0       0     0   5     FB7_18        (b)     
+
+Signals Used by Logic in Function Block
+
+Signal                        1         2         3         4 FB
+Name                0----+----0----+----0----+----0----+----0 Inputs
+DTACK                ........................................ 0
+                    0----+----1----+----2----+----3----+----4
+                              0         0         0         0
+*********************************** FB8  ***********************************
+Number of function block inputs used/remaining:               0/54
+Number of signals used by logic mapping into function block:  0
+Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
+Name                Pt      Pt    Pt  Pt               #    Type    Use
+(unused)              0       0     0   5     FB8_1         (b)     
+(unused)              0       0     0   5     FB8_2   91    I/O     I
+(unused)              0       0     0   5     FB8_3   95    I/O     I
+(unused)              0       0     0   5     FB8_4   97    I/O     I
+(unused)              0       0     0   5     FB8_5   92    I/O     I
+(unused)              0       0     0   5     FB8_6   93    I/O     
+(unused)              0       0     0   5     FB8_7         (b)     
+(unused)              0       0     0   5     FB8_8   94    I/O     I
+(unused)              0       0     0   5     FB8_9   96    I/O     
+(unused)              0       0     0   5     FB8_10  101   I/O     
+(unused)              0       0     0   5     FB8_11  98    I/O     I
+(unused)              0       0     0   5     FB8_12  100   I/O     
+(unused)              0       0     0   5     FB8_13  103   I/O     I
+(unused)              0       0     0   5     FB8_14  102   I/O     I
+(unused)              0       0     0   5     FB8_15  104   I/O     
+(unused)              0       0     0   5     FB8_16  107   I/O     
+(unused)              0       0     0   5     FB8_17  105   I/O     
+(unused)              0       0     0   5     FB8_18        (b)     
+*******************************  Equations  ********************************
+
+********** Mapped Logic **********
+
+FDCPE_AUTOCONFIG_IN_PROGRESS: FDCPE port map (AUTOCONFIG_IN_PROGRESS,AUTOCONFIG_IN_PROGRESS_D,ide/ide_CLKF,'0','0');
+AUTOCONFIG_IN_PROGRESS_D <= (NOT AS AND autoconfig);
+
+FDCPE_AUTO_CONFIG_DONE0: FDCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_CYCLE(0),AS,NOT RESET,'0');
+
+FDCPE_AUTO_CONFIG_DONE1: FDCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_CYCLE(1),AS,NOT RESET,'0');
+
+FDCPE_AUTO_CONFIG_DONE2: FDCPE port map (AUTO_CONFIG_DONE(2),AUTO_CONFIG_DONE_CYCLE(2),AS,NOT RESET,'0');
+
+FDCPE_AUTO_CONFIG_DONE_CYCLE0: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(0),AUTO_CONFIG_DONE_CYCLE_D(0),ide/ide_CLKF,'0','0');
+AUTO_CONFIG_DONE_CYCLE_D(0) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(0))
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig));
+
+FDCPE_AUTO_CONFIG_DONE_CYCLE1: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(1),AUTO_CONFIG_DONE_CYCLE_D(1),ide/ide_CLKF,'0','0');
+AUTO_CONFIG_DONE_CYCLE_D(1) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(1))
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	autoconfig));
+
+FDCPE_AUTO_CONFIG_DONE_CYCLE2: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(2),AUTO_CONFIG_DONE_CYCLE_D(2),ide/ide_CLKF,'0','0');
+AUTO_CONFIG_DONE_CYCLE_D(2) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(2))
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND 
+	NOT AUTO_CONFIG_DONE(2) AND autoconfig));
+
+
+D_I(0) <= '1';
+D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
+D_OE(0) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(1) <= '1';
+D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
+D_OE(1) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(2) <= '1';
+D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
+D_OE(2) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(3) <= '1';
+D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
+D_OE(3) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(4) <= '1';
+D(4) <= D_I(4) when D_OE(4) = '1' else 'Z';
+D_OE(4) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(5) <= '1';
+D(5) <= D_I(5) when D_OE(5) = '1' else 'Z';
+D_OE(5) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(6) <= '1';
+D(6) <= D_I(6) when D_OE(6) = '1' else 'Z';
+D_OE(6) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(7) <= '1';
+D(7) <= D_I(7) when D_OE(7) = '1' else 'Z';
+D_OE(7) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(8) <= '1';
+D(8) <= D_I(8) when D_OE(8) = '1' else 'Z';
+D_OE(8) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(9) <= '1';
+D(9) <= D_I(9) when D_OE(9) = '1' else 'Z';
+D_OE(9) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(10) <= '1';
+D(10) <= D_I(10) when D_OE(10) = '1' else 'Z';
+D_OE(10) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(11) <= '1';
+D(11) <= D_I(11) when D_OE(11) = '1' else 'Z';
+D_OE(11) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+FDCPE_D12_BUFR: FDCPE port map (D(12)_BUFR,D_D(12)_BUFR,ide/ide_CLKF,'0','0');
+D_D(12)_BUFR <= ((RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(1) AND NOT A(6) AND NOT A(3) AND 
+	A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND A(5) AND NOT A(4) AND A(1) AND NOT A(6) AND 
+	A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	autoconfig)
+	OR (ROM_OE_S.EXP)
+	OR (RESET AND NOT D(12) AND NOT RW)
+	OR (RESET AND NOT D(12) AND AS)
+	OR (RESET AND NOT D(12) AND NOT autoconfig)
+	OR (RESET AND NOT D(12) AND AUTO_CONFIG_DONE(0) AND 
+	AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2))
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(4) AND A(1) AND NOT A(6) AND NOT A(3) AND 
+	A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(6) AND A(3) AND 
+	NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND 
+	NOT A(2) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND 
+	autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND AUTOBOOT_OFF AND autoconfig));
+
+
+D_I(12) <= D(12)_BUFR;
+D(12) <= D_I(12) when D_OE(12) = '1' else 'Z';
+D_OE(12) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+FDCPE_D13_BUFR: FDCPE port map (D(13)_BUFR,D_D(13)_BUFR,ide/ide_CLKF,'0','0');
+D_D(13)_BUFR <= ((IDE_BASEADR(6).EXP)
+	OR (RESET AND NOT D(13) AND NOT RW)
+	OR (RESET AND NOT D(13) AND AUTO_CONFIG_DONE(0) AND 
+	AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2))
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(6) AND NOT A(3) AND 
+	NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND 
+	NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND 
+	NOT AUTO_CONFIG_DONE(1) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND 
+	NOT AUTO_CONFIG_DONE(2) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(6) AND 
+	NOT A(3) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(1) AND NOT A(6) AND 
+	A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	autoconfig)
+	OR (RESET AND NOT D(13) AND AS)
+	OR (RESET AND NOT D(13) AND NOT autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(6) AND A(3) AND 
+	A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND 
+	NOT A(2) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND 
+	autoconfig));
+
+
+D_I(13) <= D(13)_BUFR;
+D(13) <= D_I(13) when D_OE(13) = '1' else 'Z';
+D_OE(13) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+
+D_I(14) <= D(14)_BUFR;
+D(14) <= D_I(14) when D_OE(14) = '1' else 'Z';
+D_OE(14) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+FDCPE_D14_BUFR: FDCPE port map (D(14)_BUFR,D_D(14)_BUFR,ide/ide_CLKF,'0','0');
+D_D(14)_BUFR <= ((EXP16_.EXP)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(4) AND A(1) AND NOT A(6) AND NOT A(3) AND 
+	A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	autoconfig)
+	OR (RESET AND NOT D(14) AND NOT RW)
+	OR (RESET AND NOT D(14) AND AS)
+	OR (RESET AND NOT D(14) AND NOT autoconfig)
+	OR (RESET AND NOT D(14) AND AUTO_CONFIG_DONE(0) AND 
+	AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2))
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND 
+	A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(2) AND 
+	autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND 
+	A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(6) AND NOT A(3) AND 
+	A(2) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND 
+	NOT AUTO_CONFIG_DONE(2) AND autoconfig));
+
+
+D_I(15) <= D(15)_BUFR;
+D(15) <= D_I(15) when D_OE(15) = '1' else 'Z';
+D_OE(15) <= (RW AND AUTOCONFIG_IN_PROGRESS);
+
+FDCPE_D15_BUFR: FDCPE port map (D(15)_BUFR,D_D(15)_BUFR,ide/ide_CLKF,'0','0');
+D_D(15)_BUFR <= ((RESET AND NOT D(15) AND AUTO_CONFIG_DONE(0) AND 
+	AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2))
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND 
+	NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND 
+	AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND A(1) AND NOT A(6) AND 
+	A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	autoconfig)
+	OR (RESET AND RW AND NOT AS AND A(5) AND NOT A(4) AND NOT A(1) AND NOT A(6) AND 
+	NOT A(3) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(1) AND NOT A(6) AND 
+	A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	autoconfig)
+	OR (RESET AND NOT D(15) AND NOT RW)
+	OR (RESET AND NOT D(15) AND AS)
+	OR (RESET AND NOT D(15) AND NOT autoconfig)
+	OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND 
+	NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig));
+
+
+DTACK_I <= '0';
+DTACK <= DTACK_I when DTACK_OE = '1' else 'Z';
+DTACK_OE <= '0';
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+IDE_A(0) <= A(9);
+
+
+IDE_A(1) <= A(10);
+
+
+IDE_A(2) <= A(11);
+
+FTCPE_IDE_BASEADR0: FTCPE port map (IDE_BASEADR(0),IDE_BASEADR_T(0),ide/ide_CLKF,'0','0');
+IDE_BASEADR_T(0) <= ((NOT RESET AND NOT IDE_BASEADR(0))
+	OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND 
+	A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	NOT IDE_BASEADR(0) AND autoconfig AND D(8).PIN)
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND 
+	NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(0) AND autoconfig AND NOT D(8).PIN));
+
+FTCPE_IDE_BASEADR1: FTCPE port map (IDE_BASEADR(1),IDE_BASEADR_T(1),ide/ide_CLKF,'0','0');
+IDE_BASEADR_T(1) <= ((NOT RESET AND NOT IDE_BASEADR(1))
+	OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND 
+	A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	NOT IDE_BASEADR(1) AND autoconfig AND D(9).PIN)
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND 
+	NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(1) AND autoconfig AND NOT D(9).PIN));
+
+FTCPE_IDE_BASEADR2: FTCPE port map (IDE_BASEADR(2),IDE_BASEADR_T(2),ide/ide_CLKF,'0','0');
+IDE_BASEADR_T(2) <= ((NOT RESET AND NOT IDE_BASEADR(2))
+	OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND 
+	A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	NOT IDE_BASEADR(2) AND autoconfig AND D(10).PIN)
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND 
+	NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(2) AND autoconfig AND NOT D(10).PIN));
+
+FTCPE_IDE_BASEADR3: FTCPE port map (IDE_BASEADR(3),IDE_BASEADR_T(3),ide/ide_CLKF,'0','0');
+IDE_BASEADR_T(3) <= ((NOT RESET AND NOT IDE_BASEADR(3))
+	OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND 
+	A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	NOT IDE_BASEADR(3) AND autoconfig AND D(11).PIN)
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND 
+	NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(3) AND autoconfig AND NOT D(11).PIN));
+
+FTCPE_IDE_BASEADR4: FTCPE port map (IDE_BASEADR(4),IDE_BASEADR_T(4),ide/ide_CLKF,'0','0');
+IDE_BASEADR_T(4) <= ((NOT RESET AND NOT IDE_BASEADR(4))
+	OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND 
+	A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	NOT IDE_BASEADR(4) AND autoconfig AND D(12).PIN)
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND 
+	NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(4) AND autoconfig AND NOT D(12).PIN));
+
+FTCPE_IDE_BASEADR5: FTCPE port map (IDE_BASEADR(5),IDE_BASEADR_T(5),ide/ide_CLKF,'0','0');
+IDE_BASEADR_T(5) <= ((NOT RESET AND NOT IDE_BASEADR(5))
+	OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND 
+	A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	NOT IDE_BASEADR(5) AND autoconfig AND D(13).PIN)
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND 
+	NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(5) AND autoconfig AND NOT D(13).PIN));
+
+FTCPE_IDE_BASEADR6: FTCPE port map (IDE_BASEADR(6),IDE_BASEADR_T(6),ide/ide_CLKF,'0','0');
+IDE_BASEADR_T(6) <= ((NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND 
+	A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	NOT IDE_BASEADR(6) AND autoconfig AND D(14).PIN)
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND 
+	NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(6) AND autoconfig AND NOT D(14).PIN)
+	OR (NOT RESET AND NOT IDE_BASEADR(6)));
+
+FTCPE_IDE_BASEADR7: FTCPE port map (IDE_BASEADR(7),IDE_BASEADR_T(7),ide/ide_CLKF,'0','0');
+IDE_BASEADR_T(7) <= ((RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND 
+	NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(7) AND autoconfig AND NOT D(15).PIN)
+	OR (NOT RESET AND NOT IDE_BASEADR(7))
+	OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND 
+	A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
+	NOT IDE_BASEADR(7) AND autoconfig AND D(15).PIN));
+
+
+IDE_CS(0) <= NOT A(12);
+
+
+IDE_CS(1) <= NOT A(13);
+
+FDCPE_IDE_ENABLE: FDCPE port map (IDE_ENABLE,IDE_ENABLE_D,ide/ide_CLKF,'0','0');
+IDE_ENABLE_D <= ((RESET AND NOT IDE_ENABLE)
+	OR (RESET AND NOT RW AND NOT AS AND ide));
+
+FDCPE_IDE_R: FDCPE port map (IDE_R,IDE_R_D,ide/ide_CLKF,'0','0');
+IDE_R_D <= (RESET AND RW AND NOT AS AND NOT IDE_ENABLE AND ide);
+
+FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,ide/ide_CLKF,'0','0');
+IDE_W_D <= (RESET AND NOT RW AND NOT AS AND ide);
+
+
+ROM_B(0) <= '0';
+
+
+ROM_B(1) <= '0';
+
+FDCPE_ROM_OE: FDCPE port map (ROM_OE,ROM_OE_D,ide/ide_CLKF,'0','0');
+ROM_OE_D <= (RESET AND RW AND NOT AS AND IDE_ENABLE AND ide);
+
+FDCPE_SHUT_UP1: FDCPE port map (SHUT_UP(1),SHUT_UP_D(1),ide/ide_CLKF,'0','0');
+SHUT_UP_D(1) <= ((RESET AND NOT SHUT_UP(1))
+	OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND 
+	A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND 
+	NOT AUTO_CONFIG_DONE(1) AND autoconfig));
+
+FDCPE_autoconfig: FDCPE port map (autoconfig,autoconfig_D,ide/ide_CLKF,'0','0');
+autoconfig_D <= ((A(23) AND A(22) AND A(21) AND A(19) AND 
+	NOT AUTO_CONFIG_DONE(0) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18))
+	OR (A(23) AND A(22) AND A(21) AND A(19) AND 
+	NOT AUTO_CONFIG_DONE(1) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18))
+	OR (A(23) AND A(22) AND A(21) AND A(19) AND 
+	NOT AUTO_CONFIG_DONE(2) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18)));
+
+FDCPE_ide: FDCPE port map (ide,ide_D,ide/ide_CLKF,'0','0');
+ide_D <= ((SHUT_UP(1))
+	OR (NOT BERR)
+	OR (EXP20_.EXP)
+	OR (A(23) AND NOT IDE_BASEADR(7))
+	OR (NOT A(23) AND IDE_BASEADR(7))
+	OR (A(22) AND NOT IDE_BASEADR(6))
+	OR (NOT A(22) AND IDE_BASEADR(6))
+	OR (IDE_BASEADR(1) AND NOT A(17))
+	OR (autoconfig.EXP)
+	OR (IDE_BASEADR(0) AND NOT A(16))
+	OR (NOT IDE_BASEADR(0) AND A(16))
+	OR (NOT IDE_BASEADR(1) AND A(17))
+	OR (IDE_BASEADR(2) AND NOT A(18))
+	OR (NOT IDE_BASEADR(2) AND A(18))
+	OR (A(19) AND NOT IDE_BASEADR(3))
+	OR (NOT A(19) AND IDE_BASEADR(3)));
+
+
+ide/ide_CLKF <= NOT (C3
+	 XOR 
+ide/ide_CLKF <= NOT (C1);
+
+Register Legend:
+ FDCPE (Q,D,C,CLR,PRE,CE); 
+ FTCPE (Q,D,C,CLR,PRE,CE); 
+ LDCP  (Q,D,G,CLR,PRE); 
+
+******************************  Device Pin Out *****************************
+
+Device : XC95144XL-10-TQ144
+
+
+Pin Signal                         Pin Signal                        
+No. Name                           No. Name                          
+  1 VCC                              73 VCC                           
+  2 D<0>                             74 KPR                           
+  3 KPR                              75 AUTOBOOT_OFF                  
+  4 KPR                              76 KPR                           
+  5 KPR                              77 KPR                           
+  6 KPR                              78 KPR                           
+  7 KPR                              79 KPR                           
+  8 VCC                              80 AS                            
+  9 KPR                              81 UDS                           
+ 10 KPR                              82 KPR                           
+ 11 KPR                              83 RW                            
+ 12 KPR                              84 VCC                           
+ 13 KPR                              85 DTACK                         
+ 14 D<6>                             86 A<23>                         
+ 15 D<3>                             87 A<22>                         
+ 16 D<7>                             88 A<21>                         
+ 17 D<1>                             89 GND                           
+ 18 GND                              90 GND                           
+ 19 D<8>                             91 A<20>                         
+ 20 D<5>                             92 A<19>                         
+ 21 D<4>                             93 KPR                           
+ 22 IDE_CS<0>                        94 A<18>                         
+ 23 IDE_CS<1>                        95 A<17>                         
+ 24 IDE_A<0>                         96 KPR                           
+ 25 IDE_A<2>                         97 A<16>                         
+ 26 IDE_A<1>                         98 BERR                          
+ 27 IDE_R                            99 GND                           
+ 28 IDE_W                           100 KPR                           
+ 29 GND                             101 KPR                           
+ 30 KPR                             102 C3                            
+ 31 KPR                             103 C1                            
+ 32 KPR                             104 KPR                           
+ 33 KPR                             105 KPR                           
+ 34 KPR                             106 KPR                           
+ 35 ROM_OE                          107 KPR                           
+ 36 GND                             108 GND                           
+ 37 VCC                             109 VCC                           
+ 38 KPR                             110 KPR                           
+ 39 D<2>                            111 KPR                           
+ 40 D<9>                            112 KPR                           
+ 41 D<10>                           113 KPR                           
+ 42 VCC                             114 GND                           
+ 43 D<11>                           115 KPR                           
+ 44 D<12>                           116 KPR                           
+ 45 D<13>                           117 KPR                           
+ 46 D<14>                           118 KPR                           
+ 47 GND                             119 KPR                           
+ 48 D<15>                           120 KPR                           
+ 49 A<5>                            121 KPR                           
+ 50 A<4>                            122 TDO                           
+ 51 A<6>                            123 GND                           
+ 52 A<3>                            124 KPR                           
+ 53 KPR                             125 KPR                           
+ 54 A<2>                            126 KPR                           
+ 55 VCC                             127 VCC                           
+ 56 KPR                             128 KPR                           
+ 57 A<1>                            129 KPR                           
+ 58 A<9>                            130 KPR                           
+ 59 A<10>                           131 KPR                           
+ 60 A<11>                           132 KPR                           
+ 61 A<12>                           133 KPR                           
+ 62 GND                             134 KPR                           
+ 63 TDI                             135 KPR                           
+ 64 A<13>                           136 KPR                           
+ 65 TMS                             137 KPR                           
+ 66 KPR                             138 KPR                           
+ 67 TCK                             139 KPR                           
+ 68 ROM_B<0>                        140 KPR                           
+ 69 ROM_B<1>                        141 VCC                           
+ 70 KPR                             142 KPR                           
+ 71 KPR                             143 RESET                         
+ 72 GND                             144 GND                           
+
+
+Legend :  NC  = Not Connected, unbonded pin
+         PGND = Unused I/O configured as additional Ground pin
+         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
+         KPR  = Unused I/O with weak keeper (leave unconnected)
+         VCC  = Dedicated Power Pin
+         GND  = Dedicated Ground Pin
+         TDI  = Test Data In, JTAG pin
+         TDO  = Test Data Out, JTAG pin
+         TCK  = Test Clock, JTAG pin
+         TMS  = Test Mode Select, JTAG pin
+  PROHIBITED  = User reserved pin
+****************************  Compiler Options  ****************************
+
+Following is a list of all global compiler options used by the fitter run.
+
+Device(s) Specified                         : xc95144xl-10-TQ144
+Optimization Method                         : SPEED
+Multi-Level Logic Optimization              : ON
+Ignore Timing Specifications                : OFF
+Default Register Power Up Value             : LOW
+Keep User Location Constraints              : ON
+What-You-See-Is-What-You-Get                : OFF
+Exhaustive Fitting                          : OFF
+Keep Unused Inputs                          : OFF
+Slew Rate                                   : FAST
+Power Mode                                  : STD
+Ground on Unused IOs                        : OFF
+Set I/O Pin Termination                     : KEEPER
+Global Clock Optimization                   : ON
+Global Set/Reset Optimization               : ON
+Global Ouput Enable Optimization            : ON
+Input Limit                                 : 54
+Pterm Limit                                 : 25
+
+
+ + +
+ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/ascii.tmp b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/ascii.tmp new file mode 100644 index 0000000..9b23fb5 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/ascii.tmp @@ -0,0 +1,4 @@ +
+ + +
diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/asciidoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/asciidoc.htm new file mode 100644 index 0000000..3455598 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/asciidoc.htm @@ -0,0 +1,71 @@ + + + + + + + + + + +Text Report + + + + + + + + + + + + + + + + + + + + + + + + +

Text Report

+ +

Selecting Text + Report from the left-hand frame will give you a printable text version + of the fitter report.  It + contains sections similar to those of the XML report (a summary section, + errors and warnings, mapped logic, function blocks, function block details, + a text-graphical display of the pinout, and a summary of compiler options), + but it is not easily navigable.  It + is best to use the text report only when you need to print out a hard + copy of the fitter results.

+ + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/backtop.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/backtop.jpg new file mode 100644 index 0000000..c537825 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/backtop.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/beginstraight.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/beginstraight.gif new file mode 100644 index 0000000..1a75177 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/beginstraight.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/blank.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/blank.gif new file mode 100644 index 0000000..1d11fa9 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/blank.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/blank.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/blank.htm new file mode 100644 index 0000000..18ecdcb --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/blank.htm @@ -0,0 +1 @@ + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/briefview.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/briefview.jpg new file mode 100644 index 0000000..3006953 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/briefview.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/check.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/check.htm new file mode 100644 index 0000000..ca27f1f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/check.htm @@ -0,0 +1,9 @@ + + + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/checkNS4.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/checkNS4.htm new file mode 100644 index 0000000..aceeffd --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/checkNS4.htm @@ -0,0 +1,9 @@ + + + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/contact.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/contact.gif new file mode 100644 index 0000000..418b282 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/contact.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/coolrunnerII_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/coolrunnerII_logo.jpg new file mode 100644 index 0000000..1b57ddc Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/coolrunnerII_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/coolrunner_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/coolrunner_logo.jpg new file mode 100644 index 0000000..01e20a5 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/coolrunner_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/defeqns.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/defeqns.htm new file mode 100644 index 0000000..fddc710 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/defeqns.htm @@ -0,0 +1,413 @@ + +

Equations

+ + +
+
+********** Mapped Logic ********** +
+FDCPE_AUTOCONFIG_IN_PROGRESS: FDCPE port map (AUTOCONFIG_IN_PROGRESS,AUTOCONFIG_IN_PROGRESS_D,ide/ide_CLKF,'0','0'); +
     AUTOCONFIG_IN_PROGRESS_D <= (NOT AS AND autoconfig); +
+FDCPE_AUTO_CONFIG_DONE0: FDCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_CYCLE(0),AS,NOT RESET,'0'); +
+FDCPE_AUTO_CONFIG_DONE1: FDCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_CYCLE(1),AS,NOT RESET,'0'); +
+FDCPE_AUTO_CONFIG_DONE2: FDCPE port map (AUTO_CONFIG_DONE(2),AUTO_CONFIG_DONE_CYCLE(2),AS,NOT RESET,'0'); +
+FDCPE_AUTO_CONFIG_DONE_CYCLE0: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(0),AUTO_CONFIG_DONE_CYCLE_D(0),ide/ide_CLKF,'0','0'); +
     AUTO_CONFIG_DONE_CYCLE_D(0) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(0)) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)); +
+FDCPE_AUTO_CONFIG_DONE_CYCLE1: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(1),AUTO_CONFIG_DONE_CYCLE_D(1),ide/ide_CLKF,'0','0'); +
     AUTO_CONFIG_DONE_CYCLE_D(1) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(1)) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      autoconfig)); +
+FDCPE_AUTO_CONFIG_DONE_CYCLE2: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(2),AUTO_CONFIG_DONE_CYCLE_D(2),ide/ide_CLKF,'0','0'); +
     AUTO_CONFIG_DONE_CYCLE_D(2) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(2)) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND +
      NOT AUTO_CONFIG_DONE(2) AND autoconfig)); +
+
+D_I(0) <= '1'; +
     D(0) <= D_I(0) when D_OE(0) = '1' else 'Z'; +
     D_OE(0) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(1) <= '1'; +
     D(1) <= D_I(1) when D_OE(1) = '1' else 'Z'; +
     D_OE(1) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(2) <= '1'; +
     D(2) <= D_I(2) when D_OE(2) = '1' else 'Z'; +
     D_OE(2) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(3) <= '1'; +
     D(3) <= D_I(3) when D_OE(3) = '1' else 'Z'; +
     D_OE(3) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(4) <= '1'; +
     D(4) <= D_I(4) when D_OE(4) = '1' else 'Z'; +
     D_OE(4) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(5) <= '1'; +
     D(5) <= D_I(5) when D_OE(5) = '1' else 'Z'; +
     D_OE(5) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(6) <= '1'; +
     D(6) <= D_I(6) when D_OE(6) = '1' else 'Z'; +
     D_OE(6) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(7) <= '1'; +
     D(7) <= D_I(7) when D_OE(7) = '1' else 'Z'; +
     D_OE(7) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(8) <= '1'; +
     D(8) <= D_I(8) when D_OE(8) = '1' else 'Z'; +
     D_OE(8) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(9) <= '1'; +
     D(9) <= D_I(9) when D_OE(9) = '1' else 'Z'; +
     D_OE(9) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(10) <= '1'; +
     D(10) <= D_I(10) when D_OE(10) = '1' else 'Z'; +
     D_OE(10) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(11) <= '1'; +
     D(11) <= D_I(11) when D_OE(11) = '1' else 'Z'; +
     D_OE(11) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+FDCPE_D12_BUFR: FDCPE port map (D(12)_BUFR,D_D(12)_BUFR,ide/ide_CLKF,'0','0'); +
     D_D(12)_BUFR <= ((RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(1) AND NOT A(6) AND NOT A(3) AND +
      A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND A(5) AND NOT A(4) AND A(1) AND NOT A(6) AND +
      A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      autoconfig) +
      OR (ROM_OE_S.EXP) +
      OR (RESET AND NOT D(12) AND NOT RW) +
      OR (RESET AND NOT D(12) AND AS) +
      OR (RESET AND NOT D(12) AND NOT autoconfig) +
      OR (RESET AND NOT D(12) AND AUTO_CONFIG_DONE(0) AND +
      AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(4) AND A(1) AND NOT A(6) AND NOT A(3) AND +
      A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(6) AND A(3) AND +
      NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND +
      NOT A(2) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND +
      autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND AUTOBOOT_OFF AND autoconfig)); +
+
+D_I(12) <= D(12)_BUFR; +
     D(12) <= D_I(12) when D_OE(12) = '1' else 'Z'; +
     D_OE(12) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+FDCPE_D13_BUFR: FDCPE port map (D(13)_BUFR,D_D(13)_BUFR,ide/ide_CLKF,'0','0'); +
     D_D(13)_BUFR <= ((IDE_BASEADR(6).EXP) +
      OR (RESET AND NOT D(13) AND NOT RW) +
      OR (RESET AND NOT D(13) AND AUTO_CONFIG_DONE(0) AND +
      AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(6) AND NOT A(3) AND +
      NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND +
      NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND +
      NOT AUTO_CONFIG_DONE(1) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND +
      NOT AUTO_CONFIG_DONE(2) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(6) AND +
      NOT A(3) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(1) AND NOT A(6) AND +
      A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      autoconfig) +
      OR (RESET AND NOT D(13) AND AS) +
      OR (RESET AND NOT D(13) AND NOT autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(6) AND A(3) AND +
      A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND +
      NOT A(2) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND +
      autoconfig)); +
+
+D_I(13) <= D(13)_BUFR; +
     D(13) <= D_I(13) when D_OE(13) = '1' else 'Z'; +
     D_OE(13) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+
+D_I(14) <= D(14)_BUFR; +
     D(14) <= D_I(14) when D_OE(14) = '1' else 'Z'; +
     D_OE(14) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+FDCPE_D14_BUFR: FDCPE port map (D(14)_BUFR,D_D(14)_BUFR,ide/ide_CLKF,'0','0'); +
     D_D(14)_BUFR <= ((EXP16_.EXP) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(4) AND A(1) AND NOT A(6) AND NOT A(3) AND +
      A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      autoconfig) +
      OR (RESET AND NOT D(14) AND NOT RW) +
      OR (RESET AND NOT D(14) AND AS) +
      OR (RESET AND NOT D(14) AND NOT autoconfig) +
      OR (RESET AND NOT D(14) AND AUTO_CONFIG_DONE(0) AND +
      AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND +
      A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(2) AND +
      autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND +
      A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(6) AND NOT A(3) AND +
      A(2) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND +
      NOT AUTO_CONFIG_DONE(2) AND autoconfig)); +
+
+D_I(15) <= D(15)_BUFR; +
     D(15) <= D_I(15) when D_OE(15) = '1' else 'Z'; +
     D_OE(15) <= (RW AND AUTOCONFIG_IN_PROGRESS); +
+FDCPE_D15_BUFR: FDCPE port map (D(15)_BUFR,D_D(15)_BUFR,ide/ide_CLKF,'0','0'); +
     D_D(15)_BUFR <= ((RESET AND NOT D(15) AND AUTO_CONFIG_DONE(0) AND +
      AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND +
      NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND +
      AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND A(1) AND NOT A(6) AND +
      A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      autoconfig) +
      OR (RESET AND RW AND NOT AS AND A(5) AND NOT A(4) AND NOT A(1) AND NOT A(6) AND +
      NOT A(3) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(1) AND NOT A(6) AND +
      A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      autoconfig) +
      OR (RESET AND NOT D(15) AND NOT RW) +
      OR (RESET AND NOT D(15) AND AS) +
      OR (RESET AND NOT D(15) AND NOT autoconfig) +
      OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND +
      NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig)); +
+
+DTACK_I <= '0'; +
     DTACK <= DTACK_I when DTACK_OE = '1' else 'Z'; +
     DTACK_OE <= '0'; +
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+IDE_A(0) <= A(9); +
+
+IDE_A(1) <= A(10); +
+
+IDE_A(2) <= A(11); +
+FTCPE_IDE_BASEADR0: FTCPE port map (IDE_BASEADR(0),IDE_BASEADR_T(0),ide/ide_CLKF,'0','0'); +
     IDE_BASEADR_T(0) <= ((NOT RESET AND NOT IDE_BASEADR(0)) +
      OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND +
      A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      NOT IDE_BASEADR(0) AND autoconfig AND D(8).PIN) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND +
      NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(0) AND autoconfig AND NOT D(8).PIN)); +
+FTCPE_IDE_BASEADR1: FTCPE port map (IDE_BASEADR(1),IDE_BASEADR_T(1),ide/ide_CLKF,'0','0'); +
     IDE_BASEADR_T(1) <= ((NOT RESET AND NOT IDE_BASEADR(1)) +
      OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND +
      A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      NOT IDE_BASEADR(1) AND autoconfig AND D(9).PIN) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND +
      NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(1) AND autoconfig AND NOT D(9).PIN)); +
+FTCPE_IDE_BASEADR2: FTCPE port map (IDE_BASEADR(2),IDE_BASEADR_T(2),ide/ide_CLKF,'0','0'); +
     IDE_BASEADR_T(2) <= ((NOT RESET AND NOT IDE_BASEADR(2)) +
      OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND +
      A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      NOT IDE_BASEADR(2) AND autoconfig AND D(10).PIN) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND +
      NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(2) AND autoconfig AND NOT D(10).PIN)); +
+FTCPE_IDE_BASEADR3: FTCPE port map (IDE_BASEADR(3),IDE_BASEADR_T(3),ide/ide_CLKF,'0','0'); +
     IDE_BASEADR_T(3) <= ((NOT RESET AND NOT IDE_BASEADR(3)) +
      OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND +
      A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      NOT IDE_BASEADR(3) AND autoconfig AND D(11).PIN) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND +
      NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(3) AND autoconfig AND NOT D(11).PIN)); +
+FTCPE_IDE_BASEADR4: FTCPE port map (IDE_BASEADR(4),IDE_BASEADR_T(4),ide/ide_CLKF,'0','0'); +
     IDE_BASEADR_T(4) <= ((NOT RESET AND NOT IDE_BASEADR(4)) +
      OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND +
      A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      NOT IDE_BASEADR(4) AND autoconfig AND D(12).PIN) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND +
      NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(4) AND autoconfig AND NOT D(12).PIN)); +
+FTCPE_IDE_BASEADR5: FTCPE port map (IDE_BASEADR(5),IDE_BASEADR_T(5),ide/ide_CLKF,'0','0'); +
     IDE_BASEADR_T(5) <= ((NOT RESET AND NOT IDE_BASEADR(5)) +
      OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND +
      A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      NOT IDE_BASEADR(5) AND autoconfig AND D(13).PIN) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND +
      NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(5) AND autoconfig AND NOT D(13).PIN)); +
+FTCPE_IDE_BASEADR6: FTCPE port map (IDE_BASEADR(6),IDE_BASEADR_T(6),ide/ide_CLKF,'0','0'); +
     IDE_BASEADR_T(6) <= ((NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND +
      A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      NOT IDE_BASEADR(6) AND autoconfig AND D(14).PIN) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND +
      NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(6) AND autoconfig AND NOT D(14).PIN) +
      OR (NOT RESET AND NOT IDE_BASEADR(6))); +
+FTCPE_IDE_BASEADR7: FTCPE port map (IDE_BASEADR(7),IDE_BASEADR_T(7),ide/ide_CLKF,'0','0'); +
     IDE_BASEADR_T(7) <= ((RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND +
      NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(7) AND autoconfig AND NOT D(15).PIN) +
      OR (NOT RESET AND NOT IDE_BASEADR(7)) +
      OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND +
      A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND +
      NOT IDE_BASEADR(7) AND autoconfig AND D(15).PIN)); +
+
+IDE_CS(0) <= NOT A(12); +
+
+IDE_CS(1) <= NOT A(13); +
+FDCPE_IDE_ENABLE: FDCPE port map (IDE_ENABLE,IDE_ENABLE_D,ide/ide_CLKF,'0','0'); +
     IDE_ENABLE_D <= ((RESET AND NOT IDE_ENABLE) +
      OR (RESET AND NOT RW AND NOT AS AND ide)); +
+FDCPE_IDE_R: FDCPE port map (IDE_R,IDE_R_D,ide/ide_CLKF,'0','0'); +
     IDE_R_D <= (RESET AND RW AND NOT AS AND NOT IDE_ENABLE AND ide); +
+FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,ide/ide_CLKF,'0','0'); +
     IDE_W_D <= (RESET AND NOT RW AND NOT AS AND ide); +
+
+ROM_B(0) <= '0'; +
+
+ROM_B(1) <= '0'; +
+FDCPE_ROM_OE: FDCPE port map (ROM_OE,ROM_OE_D,ide/ide_CLKF,'0','0'); +
     ROM_OE_D <= (RESET AND RW AND NOT AS AND IDE_ENABLE AND ide); +
+FDCPE_SHUT_UP1: FDCPE port map (SHUT_UP(1),SHUT_UP_D(1),ide/ide_CLKF,'0','0'); +
     SHUT_UP_D(1) <= ((RESET AND NOT SHUT_UP(1)) +
      OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND +
      A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND +
      NOT AUTO_CONFIG_DONE(1) AND autoconfig)); +
+FDCPE_autoconfig: FDCPE port map (autoconfig,autoconfig_D,ide/ide_CLKF,'0','0'); +
     autoconfig_D <= ((A(23) AND A(22) AND A(21) AND A(19) AND +
      NOT AUTO_CONFIG_DONE(0) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18)) +
      OR (A(23) AND A(22) AND A(21) AND A(19) AND +
      NOT AUTO_CONFIG_DONE(1) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18)) +
      OR (A(23) AND A(22) AND A(21) AND A(19) AND +
      NOT AUTO_CONFIG_DONE(2) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18))); +
+FDCPE_ide: FDCPE port map (ide,ide_D,ide/ide_CLKF,'0','0'); +
     ide_D <= ((SHUT_UP(1)) +
      OR (NOT BERR) +
      OR (EXP20_.EXP) +
      OR (A(23) AND NOT IDE_BASEADR(7)) +
      OR (NOT A(23) AND IDE_BASEADR(7)) +
      OR (A(22) AND NOT IDE_BASEADR(6)) +
      OR (NOT A(22) AND IDE_BASEADR(6)) +
      OR (IDE_BASEADR(1) AND NOT A(17)) +
      OR (autoconfig.EXP) +
      OR (IDE_BASEADR(0) AND NOT A(16)) +
      OR (NOT IDE_BASEADR(0) AND A(16)) +
      OR (NOT IDE_BASEADR(1) AND A(17)) +
      OR (IDE_BASEADR(2) AND NOT A(18)) +
      OR (NOT IDE_BASEADR(2) AND A(18)) +
      OR (A(19) AND NOT IDE_BASEADR(3)) +
      OR (NOT A(19) AND IDE_BASEADR(3))); +
+
+ide/ide_CLKF <= NOT (C3 +
      XOR +
     ide/ide_CLKF <= NOT (C1); +
+Register Legend: +
      FDCPE (Q,D,C,CLR,PRE,CE); +
      FTCPE (Q,D,C,CLR,PRE,CE); +
      LDCP (Q,D,G,CLR,PRE); +
+
+
+ + +
+ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/education.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/education.gif new file mode 100644 index 0000000..07e9507 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/education.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/endmkt.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/endmkt.gif new file mode 100644 index 0000000..15371dc Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/endmkt.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/eqns.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/eqns.htm new file mode 100644 index 0000000..0d7caa7 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/eqns.htm @@ -0,0 +1,965 @@ + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/eqns.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/eqns.js new file mode 100644 index 0000000..0459153 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/eqns.js @@ -0,0 +1,929 @@ +var eqnType = 0; +var spcStr = " "; +var nlStr = "
"; +var tabStr = spcStr + spcStr + spcStr + spcStr + spcStr; +var nlTabStr = nlStr + tabStr; +var rClrS = ""; +var rClrE = ""; +var cClrS = ""; +var cClrE = ""; + +var abelOper = new Array(); +abelOper["GND"] = new Array("Gnd"); +abelOper["VCC"] = new Array("Vcc"); +abelOper["NOT"] = new Array(rClrS + "!" + rClrE); +abelOper["AND"] = new Array(rClrS + "&" + rClrE); +abelOper["OR"] = new Array(rClrS + "#" + rClrE); +abelOper["XOR"] = new Array(rClrS + "$" + rClrE); +abelOper["EQUAL_COLON"] = new Array(":= "); +abelOper["EQUAL"] = new Array("= "); +abelOper["ASSIGN"] = new Array(""); +abelOper["OPEN_NEGATE"] = new Array("("); +abelOper["CLOSE_NEGATE"] = new Array(")"); +abelOper["OPEN_PTERM"] = new Array(""); +abelOper["CLOSE_PTERM"] = new Array(""); +abelOper["OPEN_BRACE"] = new Array("<"); +abelOper["CLOSE_BRACE"] = new Array(">"); +abelOper["INVALID_OPEN_BRACE"] = new Array("<"); +abelOper["INVALID_CLOSE_BRACE"] = new Array(">"); + +abelOper["ENDLN"] = new Array(";"); +abelOper["COMMENT"] = new Array("//"); +abelOper["IMPORT"] = new Array(";Imported pterms "); +abelOper["GCK_COM"] = new Array("GCK"); +abelOper["GTS_COM"] = new Array("GTS"); +abelOper["GSR_COM"] = new Array("GSR"); +abelOper["OD_COM"] = new Array("Open Drain"); +abelOper["START_EQN"] = new Array(""); +abelOper["END_EQN"] = new Array(""); + +abelOper["_I"] = new Array(".I"); +abelOper["_T"] = new Array(".T"); +abelOper["_D"] = new Array(".D"); +abelOper["_C"] = new Array(".CLK"); +abelOper["_DEC"] = new Array(".DEC"); +abelOper["_LH"] = new Array(".LH"); +abelOper["_CLR"] = new Array(".AR"); +abelOper["_PRE"] = new Array(".AP"); +abelOper["_CE"] = new Array(".CE"); +abelOper["_OE"] = new Array(".OE"); + +abelOper["OE_START"] = new Array(" <= "); +abelOper["OE_WHEN"] = new Array(" when "); +abelOper["OE_EQUAL"] = new Array(" = "); +abelOper["OE_ELSE"] = new Array(" else "); +abelOper["B0"] = new Array("'0'"); +abelOper["B1"] = new Array("'1'"); +abelOper["BZ"] = new Array("'Z'"); + +abelOper["FD"] = new Array(".D"); +abelOper["FT"] = new Array(".T"); +abelOper["FDD"] = new Array(".DEC"); +abelOper["FTD"] = new Array(".T"); +abelOper["LD"] = new Array(".LH"); +abelOper["Q"] = new Array(".Q"); + +var vhdlOper = new Array(); +vhdlOper["GND"] = new Array("'0'"); +vhdlOper["VCC"] = new Array("'1'"); +vhdlOper["NOT"] = new Array(rClrS + "NOT " + rClrE); +vhdlOper["AND"] = new Array(rClrS + "AND" + rClrE); +vhdlOper["OR"] = new Array(rClrS + "OR" + rClrE); +vhdlOper["XOR"] = new Array(rClrS + "XOR" + rClrE); +vhdlOper["EQUAL_COLON"] = new Array("<= "); +vhdlOper["EQUAL"] = new Array("<= "); +vhdlOper["ASSIGN"] = new Array(""); +vhdlOper["OPEN_NEGATE"] = new Array("("); +vhdlOper["CLOSE_NEGATE"] = new Array(")"); +vhdlOper["OPEN_PTERM"] = new Array("("); +vhdlOper["CLOSE_PTERM"] = new Array(")"); +vhdlOper["OPEN_BRACE"] = new Array("("); +vhdlOper["CLOSE_BRACE"] = new Array(")"); +vhdlOper["INVALID_OPEN_BRACE"] = new Array("<"); +vhdlOper["INVALID_CLOSE_BRACE"] = new Array(">"); + +vhdlOper["ENDLN"] = new Array(";"); +vhdlOper["COMMENT"] = new Array("--"); +vhdlOper["IMPORT"] = new Array(""); +vhdlOper["GCK_COM"] = new Array("GCK"); +vhdlOper["GTS_COM"] = new Array("GTS"); +vhdlOper["GSR_COM"] = new Array("GSR"); +vhdlOper["OD_COM"] = new Array("Open Drain"); +vhdlOper["START_EQN"] = new Array(rClrS + "port map" + rClrE + " ("); +vhdlOper["END_EQN"] = new Array(")"); + +vhdlOper["_I"] = new Array("_I"); +vhdlOper["_T"] = new Array("_T"); +vhdlOper["_D"] = new Array("_D"); +vhdlOper["_C"] = new Array("_C"); +vhdlOper["_DEC"] = new Array("_C"); +vhdlOper["_LH"] = new Array("_C"); +vhdlOper["_CLR"] = new Array("_CLR"); +vhdlOper["_PRE"] = new Array("_PRE"); +vhdlOper["_CE"] = new Array("_CE"); +vhdlOper["_OE"] = new Array("_OE"); + +vhdlOper["OE_START"] = new Array(" <= "); +vhdlOper["OE_WHEN"] = new Array(" when "); +vhdlOper["OE_EQUAL"] = new Array(" = "); +vhdlOper["OE_ELSE"] = new Array(" else "); +vhdlOper["B0"] = new Array("'0'"); +vhdlOper["B1"] = new Array("'1'"); +vhdlOper["BZ"] = new Array("'Z'"); + +vhdlOper["FD"] = new Array("FDCPE"); +vhdlOper["FT"] = new Array("FTCPE"); +vhdlOper["FDD"] = new Array("FDDCPE"); +vhdlOper["FTD"] = new Array("FTDCPE"); +vhdlOper["LD"] = new Array("LDCP"); +vhdlOper["Q"] = new Array(""); + +var verOper = new Array(); +verOper["GND"] = new Array("1'b0"); +verOper["VCC"] = new Array("1'b1"); +verOper["NOT"] = new Array(rClrS + "!" + rClrE); +verOper["AND"] = new Array(rClrS + "&&" + rClrE); +verOper["OR"] = new Array(rClrS + "||" + rClrE); +verOper["XOR"] = new Array(rClrS + "XOR" + rClrE); +verOper["EQUAL_COLON"] = new Array("= "); +verOper["EQUAL"] = new Array("= "); +verOper["ASSIGN"] = new Array("assign "); +verOper["OPEN_NEGATE"] = new Array("("); +verOper["CLOSE_NEGATE"] = new Array(")"); +verOper["OPEN_PTERM"] = new Array("("); +verOper["CLOSE_PTERM"] = new Array(")"); +verOper["OPEN_BRACE"] = new Array("["); +verOper["CLOSE_BRACE"] = new Array("]"); +verOper["INVALID_OPEN_BRACE"] = new Array("<"); +verOper["INVALID_CLOSE_BRACE"] = new Array(">"); + +verOper["ENDLN"] = new Array(";"); +verOper["COMMENT"] = new Array("//"); +verOper["IMPORT"] = new Array(""); +verOper["GCK_COM"] = new Array("GCK"); +verOper["GTS_COM"] = new Array("GTS"); +verOper["GSR_COM"] = new Array("GSR"); +verOper["OD_COM"] = new Array("Open Drain"); +verOper["START_EQN"] = new Array(" ("); +verOper["END_EQN"] = new Array(")"); + +verOper["_I"] = new Array("_I"); +verOper["_T"] = new Array("_T"); +verOper["_D"] = new Array("_D"); +verOper["_C"] = new Array("_C"); +verOper["_DEC"] = new Array("_C"); +verOper["_LH"] = new Array("_C"); +verOper["_CLR"] = new Array("_CLR"); +verOper["_PRE"] = new Array("_PRE"); +verOper["_CE"] = new Array("_CE"); +verOper["_OE"] = new Array("_OE"); + +verOper["OE_START"] = new Array(" = "); +verOper["OE_WHEN"] = new Array(" ? "); +verOper["OE_EQUAL"] = new Array(""); +verOper["OE_ELSE"] = new Array(" : "); +verOper["B0"] = new Array("1'b0"); +verOper["B1"] = new Array("1'b1"); +verOper["BZ"] = new Array("1'bz"); + +verOper["FD"] = new Array("FDCPE"); +verOper["FT"] = new Array("FTCPE"); +verOper["FDD"] = new Array("FDDCPE"); +verOper["FTD"] = new Array("FTDCPE"); +verOper["LD"] = new Array("LDCP"); +verOper["Q"] = new Array(""); + +var operator = abelOper; + +var pterms = new Array(); +var d1 = new Array(); +var d2 = new Array(); +var clk = new Array(); +var set = new Array(); +var rst = new Array(); +var trst = new Array(); +var d1imp = new Array(); +var d2imp = new Array(); +var clkimp = new Array(); +var setimp = new Array(); +var rstimp = new Array(); +var trstimp = new Array(); +var gblclk = new Array(); +var gblset = new Array(); +var gblrst = new Array(); +var gbltrst = new Array(); +var ce = new Array(); +var ceimp = new Array(); +var prld = new Array(); +var specSig = new Array(); +var clkNegs = new Array(); +var setNegs = new Array(); +var rstNegs = new Array(); +var trstNegs = new Array(); +var ceNegs = new Array(); +var fbnand = new Array(); +var inreg = new Array(); +var iostyle = new Array(); + +var dOneLit = true; + +function setOper(type) { + if (type == "1") { operator = vhdlOper; eqnType = 1; } + else if (type == "2") { operator = verOper; eqnType = 2; } + else { operator = abelOper; eqnType = 0; } +} + +function isXC95() { + if (device.indexOf("95") != -1) return true; + return false; +} + +function is9500() { + if ((device.indexOf("95") != -1) && + (device.indexOf("XL") == -1) && + (device.indexOf("XV") == -1)) return true; + return false; +} + +function retSigType(s) { + var sigType = sigTypes[s]; + var str = operator["Q"]; + if (sigType == "D") str = operator["FD"]; + else if (sigType == "T") str = operator["FT"]; + else if (sigType.indexOf("LATCH") != -1) str = operator["LD"]; + else if (sigType.indexOf("DDEFF") != -1) str = operator["FDD"]; + else if (sigType.indexOf("DEFF") != -1) str = operator["FD"]; + else if (sigType.indexOf("DDFF") != -1) str = operator["FDD"]; + else if (sigType.indexOf("TDFF") != -1) str = operator["FTD"]; + else if (sigType.indexOf("DFF") != -1) str = operator["FD"]; + else if (sigType.indexOf("TFF") != -1) str = operator["FT"]; + return str; +} + +function retSigIndex(signal) { + for (s=0; s 1) str += operator["OPEN_PTERM"]; + for (p=0; p0) str += " " + operator["AND"] + " "; + var neg = 0; + if (sig.indexOf("/") != -1) { + sig = sig.substring(1, sig.length); + str += operator["NOT"]; + neg = 1; + } + + str += retSigName(sig); + } + if (pterms[pt].length > 1) str += operator["CLOSE_PTERM"]; + + return str; +} + +function retFBMC(str) { + return str.substring(0,str.length-2) + nlStr + tabStr; +} + +function retD1D2(signal) { + var str = ""; + + dOneLit = true; + if (d1[signal]) { + var currImp = ""; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(d1[signal][i]); + } + + if (d2[signal]) str += nlTabStr + operator["XOR"]+ spcStr; + } + + if (d2[signal]) { + var currImp = ""; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(d2[signal][i]); + } + } + + if (str == "GND") str = operator["GND"]; + else if (str == "VCC") str = operator["VCC"]; + else if (!isOneLiteral(str)) { + dOneLit = false; + + var type = retSigType(retSigIndex(signal)); + if ((type == operator["FD"]) || + (type == operator["FDD"])) type = operator["_D"]; + else if ((type == operator["FT"]) || + (type == operator["FTD"])) type = operator["_T"]; + else if (type == operator["LD"] && eqnType) type = "_D"; + + var tmpStr = updateName(retSigName(signal), type); + tmpStr += spcStr + operator["EQUAL_COLON"]; + var idx = retSigIndex(signal); + if (eqnType && sigNegs[idx] == "ON") tmpStr += operator["NOT"] + operator["OPEN_NEGATE"]; + str = tmpStr + str; + if (eqnType && sigNegs[idx] == "ON") str += operator["CLOSE_NEGATE"]; + str += operator["ENDLN"]; + } + + return str; +} + +function retClk(signal) { + var str = ""; + + if (clk[signal]) { + if (clk[signal].length == 1) { + var pterm = retPterm(clk[signal][0]); + if (clkNegs[signal]) { + str += operator["NOT"]; + if (!isOneLiteral(pterm)) str += operator["OPEN_NEGATE"]; + } + str += pterm; + if (clkNegs[signal] && !isOneLiteral(pterm)) str += operator["CLOSE_NEGATE"]; + } + else { + if (clkNegs[signal]) str += operator["NOT"] + operator["OPEN_NEGATE"]; + var currImp = ""; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(clk[signal][i]); + } + if (clkNegs[signal]) str += operator["CLOSE_NEGATE"]; + str += operator["ENDLN"]; + } + } + else if (gblclk[signal]) { + if (gblclk[signal].length == 1) { + var pterm = retPterm(gblclk[signal][0]); + if (clkNegs[signal]) { + str += operator["NOT"]; + if (!isOneLiteral(pterm)) str += operator["OPEN_NEGATE"]; + } + str += pterm; + if (clkNegs[signal] && !isOneLiteral(pterm)) str += operator["CLOSE_NEGATE"]; + } + else { + if (clkNegs[signal]) str += operator["NOT"] + operator["OPEN_NEGATE"]; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(gblclk[signal][i]); + } + if (clkNegs[signal]) str += operator["CLOSE_NEGATE"]; + str += operator["ENDLN"] + tabStr + cClrS + + operator["COMMENT"] + spcStr + operator["GCK_COM"] + cClrE; + } + } + else if (eqnType) str += operator["B0"]; + + return str; +} + +function retRst(signal) { + var str = ""; + + if (rst[signal]) { + if (rst[signal].length == 1) { + var currImp; + if (!eqnType && rstimp[signal] && (rstimp[signal][0] == "1")) { + if ((currImp != retFBMC(rst[signal][i])) && + (rst[signal][i].indexOf("FB") == 0)) { + currImp = retFBMC(rst[signal][0]); + str += nlStr + operator["IMPORT"] + currImp; + } + } + if (rstNegs[signal]) str += operator["NOT"]; + str += retPterm(rst[signal][0]); + } + else { + var currImp = ""; + if (rstNegs[signal]) str += operator["NOT"] + operator["OPEN_NEGATE"]; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(rst[signal][i]); + } + if (rstNegs[signal]) str += operator["CLOSE_NEGATE"]; + str += operator["ENDLN"]; + } + } + else if (gblrst[signal]) { + if (gblrst[signal].length == 1) { + if (rstNegs[signal]) str += operator["NOT"]; + str += retPterm(gblrst[signal][0]); + } + else { + if (rstNegs[signal]) str += operator["NOT"] + operator["OPEN_NEGATE"]; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(gblrst[signal][i]); + } + if (rstNegs[signal]) str += operator["CLOSE_NEGATE"]; + str += operator["ENDLN"] + tabStr + cClrS + + operator["COMMENT"] + spcStr + operator["GSR_COM"] + cClrE; + } + } + else if (eqnType) str += operator["B0"]; + + return str; +} + +function retSet(signal) { + var str = ""; + + if (set[signal]) { + if (set[signal].length == 1) { + var currImp = ""; + if (!eqnType && setimp[signal] && (setimp[signal][0] == "1")) { + if ((currImp != retFBMC(set[signal][i])) && + (set[signal][i].indexOf("FB") == 0)) { + currImp = retFBMC(set[signal][0]); + str += nlStr + operator["IMPORT"] + currImp; + } + } + if (setNegs[signal]) str += operator["NOT"]; + str += retPterm(set[signal][0]); + } + else { + var currImp = ""; + if (setNegs[signal]) str += operator["NOT"] + operator["OPEN_NEGATE"]; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(set[signal][i]); + } + if (setNegs[signal]) str += operator["CLOSE_NEGATE"]; + str += operator["ENDLN"]; + } + } + else if (gblset[signal]) { + if (gblset[signal].length == 1) { + if (setNegs[signal]) str += operator["NOT"]; + str += retPterm(gblset[signal][0]); + } + else { + if (setNegs[signal]) str += operator["NOT"] + operator["OPEN_NEGATE"]; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(gblset[signal][i]); + } + if (setNegs[signal]) str += operator["CLOSE_NEGATE"]; + str += operator["ENDLN"] + tabStr + cClrS + + operator["COMMENT"] + spcStr + operator["GSR_COM"] + cClrE; + } + } + else if (eqnType) str += operator["B0"]; + + return str; +} + +function retCE(signal) { + var str = ""; + + if (ce[signal]) { + if (ce[signal].length == 1) { + var currImp = ""; + if (!eqnType && ceimp[signal] && (ceimp[signal][0] == "1")) { + if ((currImp != retFBMC(ce[signal][i])) && + (ce[signal][i].indexOf("FB") == 0)) { + currImp = retFBMC(ce[signal][0]); + str += nlStr + operator["IMPORT"] + currImp; + } + } + if (ceNegs[signal]) str += operator["NOT"]; + str += retPterm(ce[signal][0]); + } + else { + var currImp = ""; + if (ceNegs[signal]) str += operator["NOT"] + operator["OPEN_NEGATE"]; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(ce[signal][i]); + } + if (ceNegs[signal]) str += operator["CLOSE_NEGATE"]; + str += operator["ENDLN"]; + } + } + else if (eqnType) str += operator["B1"]; + + return str; +} + +function retTrst(signal) { + var str = ""; + if (trst[signal]) { + if (trstNegs[signal]) + str += operator["NOT"] + operator["OPEN_NEGATE"]; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(trst[signal][i]); + } + if (trstNegs[signal]) str += operator["CLOSE_NEGATE"]; + } + else if (gbltrst[signal]) { + if (trstNegs[signal]) + str += operator["NOT"] + operator["OPEN_NEGATE"]; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(gbltrst[signal][i]); + } + if (trstNegs[signal]) str += operator["CLOSE_NEGATE"]; + } + + str += operator["ENDLN"]; + return str; +} + +function retEqn(signal) { + var str = inregStr = ""; + var iStr = qStr = ""; + var dStr = dEqn = ""; + var cStr = cEqn = ""; + var clrStr = clrEqn = ""; + var preStr = preEqn = ""; + var ceStr = ceEqn = ""; + var oeStr = oeEqn = ""; + var sigName = retSigName(signal); + + var type = retSigType(retSigIndex(signal)); + + if (gbltrst[signal] || trst[signal]) iStr = operator["_I"]; + if (eqnType) qStr = updateName(sigName, iStr); + + if (inreg[signal]) { + if (!eqnType) + inregStr = operator["COMMENT"] + " Direct Input Register" + nlStr; + dStr = retSigName(inreg[signal][0]); + } + else dStr = retD1D2(signal); + if (eqnType && !dOneLit) { + dEqn = dStr; + dStr = dStr.substring(0,dStr.indexOf(operator["EQUAL_COLON"])); + } + else if (!eqnType) { + if (!dOneLit) dStr = dStr.substring(dStr.indexOf(operator["EQUAL_COLON"])+2); + if (sigNegs[retSigIndex(signal)] == "ON") dEqn += operator["NOT"]; + dEqn += sigName; + if ((type == operator["FT"]) || + (type == operator["FTD"])) dEqn += operator["_T"]; + else if ((type == operator["FD"]) || + (type == operator["FTD"])|| + (type == operator["LD"])) dEqn += operator["_D"]; + dEqn += " "; + if ((type != operator["Q"]) && (type != operator["LD"])) + dEqn += operator["EQUAL_COLON"]; + else dEqn += operator["EQUAL"]; + dEqn += dStr; + if (dOneLit) { + dEqn += operator["ENDLN"]; + if (iostyle[signal] && iostyle[signal].indexOf("OD")) + dEqn += tabStr + operator["COMMENT"] + " " + operator["OD_COM"]; + } + } + + cStr = retClk(signal); + if (eqnType && !isOneLiteral(cStr)){ + cEqn = cStr; + if (cEqn.indexOf(operator["ENDLN"]) == -1) + cEqn += operator["ENDLN"]; + cStr = updateName(sigName, operator["_C"]); + } + else if (!eqnType && cStr) { + cEqn += cStr; + cStr = tabStr + sigName; + if (type == operator["LD"]) cStr += operator["_LH"]; + else if (type == operator["FDD"]) cStr += operator["_DEC"]; + else cStr += operator["_C"]; + if (cEqn.indexOf(operator["ENDLN"]) == -1) + cEqn += operator["ENDLN"]; + if (gblclk[signal]) cEqn += tabStr + operator["COMMENT"] + " " + operator["GCK_COM"]; + } + + clrStr = retRst(signal); + if (eqnType && !isOneLiteral(clrStr)){ + clrEqn = clrStr; + if (cEqn.indexOf(operator["ENDLN"]) == -1) + clrEqn += operator["ENDLN"]; + clrStr = updateName(sigName, operator["_CLR"]); + } + else if (!eqnType && clrStr) { + clrEqn += clrStr; + clrStr = tabStr + sigName + operator["_CLR"]; + if (clrEqn.indexOf(operator["ENDLN"]) == -1) + clrEqn += operator["ENDLN"]; + if (gblrst[signal]) clrEqn += tabStr + operator["COMMENT"] + " " + operator["GSR_COM"]; + } + + preStr = retSet(signal); + if (eqnType && !isOneLiteral(preStr)){ + preEqn = preStr; + if (cEqn.indexOf(operator["ENDLN"]) == -1) + preEqn += operator["ENDLN"]; + preStr = updateName(sigName, operator["_PRE"]); + } + else if (!eqnType && preStr) { + preEqn += preStr; + preStr = tabStr + sigName + operator["_PRE"]; + if (preEqn.indexOf(operator["ENDLN"]) == -1) + preEqn += operator["ENDLN"]; + if (gblset[signal]) preEqn += tabStr + operator["COMMENT"] + " " + operator["GSR_COM"]; + } + + if (!is9500()) { + ceStr = retCE(signal); + if (eqnType && !isOneLiteral(ceStr)){ + ceEqn = ceStr; + if (cEqn.indexOf(operator["ENDLN"]) == -1) + ceEqn += operator["ENDLN"]; + ceStr = updateName(sigName, operator["_CE"]); + } + else if (!eqnType && ceStr) { + ceEqn += ceStr; + ceStr = tabStr + sigName + operator["_CE"]; + if (ceEqn.indexOf(operator["ENDLN"]) == -1) + ceEqn += operator["ENDLN"]; + } + } + + if (eqnType && gbltrst[signal]) oeEqn = retTrst(signal); + else if (!eqnType && (trst[signal] || gbltrst[signal])) oeEqn = retTrst(signal); + + var newline = false; + if ((type == "") && (clrStr == "")) { + str += operator["ASSIGN"] + qStr + " " + operator["EQUAL"]; + if (dOneLit) str += dStr; + else str += dEqn.substring(dEqn.indexOf(operator["EQUAL"])+2); + if (oeEqn != "") { + var oeStr = updateName(sigName, operator["_OE"]); + if (eqnType == 1) { + str += nlStr + sigName + operator["OE_START"] + qStr + operator["OE_WHEN"] + oeStr + + operator["OE_EQUAL"] + operator["B1"] + operator["OE_ELSE"] + + operator["OE_EQUAL"] + operator["BZ"] + operator["ENDLN"]; + } + else if (eqnType == 2) { + str += nlStr + operator["ASSIGN"] + sigName + operator["OE_START"] + + oeStr + operator["OE_WHEN"] + qStr + + operator["OE_ELSE"] + operator["BZ"] + operator["ENDLN"]; + } + str += nlStr + operator["ASSIGN"] + oeStr + " " + operator["EQUAL"] + " " + oeEqn; + } + } + else { + if (eqnType == 1) { + str += type + "_" + removePar(retSigName(signal)) + + ": " + type + " " + operator["START_EQN"] + + qStr + ", " + dStr + ", " + cStr + ", " + + clrStr + ", " + preStr; + if (!is9500() && (type != operator["LD"])) str += ", " + ceStr; + str += operator["END_EQN"] + operator["ENDLN"]; + newline = true; + } + else if (eqnType == 2) { + str += type + " " + + type + "_" + removePar(retSigName(signal)) + + operator["START_EQN"] + + qStr + ", " + dStr + ", " + cStr + ", " + + clrStr + ", " + preStr; + if (!is9500() && (type != operator["LD"])) str += ", " + ceStr; + str += operator["END_EQN"] + operator["ENDLN"]; + newline = true; + } + + if (dEqn != "") { + if (newline) str += nlStr; + if (inregStr) str += inregStr; + str += operator["ASSIGN"] + dEqn; + } + + if (cEqn != "") { + if (newline || !eqnType) str += nlStr; + str += operator["ASSIGN"] + cStr + " " + operator["EQUAL"] + " " + cEqn; + } + + if (clrEqn != "") { + if (newline || !eqnType) str += nlStr; + str += operator["ASSIGN"] + clrStr + " " + operator["EQUAL"] + " " + clrEqn; + } + + + if (preEqn != "") { + if (newline || !eqnType) str += nlStr; + str += operator["ASSIGN"] + preStr + " " + operator["EQUAL"] + " " + preEqn; + } + + if (ceEqn != "") { + if (newline || !eqnType) str += nlStr; + str += operator["ASSIGN"] + ceStr + " " + operator["EQUAL"] + " " + ceEqn; + } + + if (oeEqn != "") { + if (eqnType == 1) { + // var oeStr = updateName(sigName, operator["_OE"]); + var oeStr = sigName; + str += nlStr + sigName + operator["OE_START"] + qStr + operator["OE_WHEN"] + oeStr + + operator["OE_EQUAL"] + operator["B1"] + operator["OE_ELSE"] + + operator["OE_EQUAL"] + operator["BZ"] + operator["ENDLN"]; + // str += nlStr + oeStr + " " + operator["EQUAL"] + " " + oeEqn; + } + else if (eqnType == 2) { + // var oeStr = updateName(sigName, operator["_OE"]); + var oeStr = sigName; + str += nlStr + operator["ASSIGN"] + sigName + operator["OE_START"] + oeStr + operator["OE_WHEN"] + qStr + + operator["OE_ELSE"] + operator["BZ"] + operator["ENDLN"]; + // str += nlStr + operator["ASSIGN"] + oeStr + " " + operator["EQUAL"] + " " + oeEqn; + } + else { + var oeStr = sigName + operator["_OE"]; + if (gbltrst[signal]) + oeEqn += tabStr + operator["COMMENT"] + " " + operator["GTS_COM"]; + str += nlStr + tabStr + oeStr + " " + operator["EQUAL"] + " " + oeEqn; + } + } + } + + if (iostyle[signal] && iostyle[signal].indexOf("OD")) { + if (str.indexOf("//") == -1) + str += tabStr + operator["COMMENT"] + " " + operator["OD_COM"]; + } + + return str; +} + +function retFamily() { + var family = "xc9500"; + if (device.indexOf("XC2C") != -1) { + if (device.indexOf("S") != -1) family = "cr2s"; + else family = "xbr"; + } + else if (device.indexOf("XCR3") != -1) family = "xpla3"; + else { + if (device.indexOf("XL") != -1) family = "xc9500xl"; + if (device.indexOf("XV") != -1) family = "xc9500xv"; + } + + return family; +} + +function retDesign() { return design; } + +function getPterm(pt, type) { + if (type) return type + " = " + retPterm(pt); + return "PT" + pt.substring(pt.indexOf('_')+1,pt.length) + " = " + retPterm(pt); +} + +function getPRLDName(prld) { + if (eqnType != 0) return prld; + else if (prld == "VCC") return "S"; + return "R"; +} + +function retFbnand(signal) { + var str = operator["COMMENT"] + spcStr + "Foldback NAND"; + str += nlStr + retSigName(signal) + spcStr + operator["EQUAL"] + spcStr; + for (i=0; i0) str += nlTabStr + operator["OR"] + spcStr; + str += retPterm(fbnand[signal][i]); + } + + return str; +} + +function getEqn(signal) { return retEqn(signal); } + +function retUimPterm(pt) { + var str = ""; + if (!uimPterms[pt]) return pt; + for (p=0; p0) str += spcStr + operator["AND"] + spcStr; + var sig = uimPterms[pt][p]; + if (sig.indexOf("/") != -1) sig = sig.substring(1, sig.length); + + str += retSigName(sig); + } + return str; +} + +function retUimEqn(signal) { + var str = operator["COMMENT"] + spcStr + "FC Node" + nlStr; + var neg = 0; + if (uimSigNegs[s] == "ON") str += operator["NOT"]; + str += retSigName(signal) + spcStr + operator["EQUAL"]; + str += retUimPterm(signal) + ";"; + + return str; +} + +function retLegend(url) { + var str = ""; + if (!eqnType && !isXC95()) { + str = "Legend: " + "<" + "signame" + ">" + ".COMB = combinational node mapped to "; + str += "the same physical macrocell as the FastInput \"signal\" (not logically related)"; + } + else if (eqnType) { + str = "Register Legend:"; + if (is9500()) { + str += nlTabStr + "FDCPE (Q,D,C,CLR,PRE);"; + str += nlTabStr + "FTCPE (Q,D,C,CLR,PRE);"; + str += nlTabStr + "LDCP (Q,D,G,CLR,PRE);"; + } + else if (retFamily() == "xbr") { + str += nlTabStr + "FDCPE (Q,D,C,CLR,PRE,CE);"; + str += nlTabStr + "FDDCPE (Q,D,C,CLR,PRE,CE);"; + str += nlTabStr + "FTCPE (Q,D,C,CLR,PRE,CE);"; + str += nlTabStr + "FTDCPE (Q,D,C,CLR,PRE,CE);"; + str += nlTabStr + "LDCP (Q,D,G,CLR,PRE);"; + } + else { + str += nlTabStr + "FDCPE (Q,D,C,CLR,PRE,CE);"; + str += nlTabStr + "FTCPE (Q,D,C,CLR,PRE,CE);"; + str += nlTabStr + "LDCP (Q,D,G,CLR,PRE);"; + } + } + return str; +} + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/equations.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/equations.gif new file mode 100644 index 0000000..d81602d Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/equations.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/equations.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/equations.htm new file mode 100644 index 0000000..39141d2 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/equations.htm @@ -0,0 +1,13 @@ + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/equationsdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/equationsdoc.htm new file mode 100644 index 0000000..e335b77 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/equationsdoc.htm @@ -0,0 +1,53 @@ + + + + + + + + + + +Equations + + + + + + + + + + + + + + + + + + + + + + +

Equations

+ +

The Equations + page provides a list of equations organized by signal name.  You + can use the pulldown menu in the left-hand frame of the page to select + ABEL, VHDL, or Verilog as your language of display.

+ +

+ + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errors.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errors.js new file mode 100644 index 0000000..9df6118 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errors.js @@ -0,0 +1,41 @@ +var infoList = new Array(); +var warnList = new Array(); +var errorList = new Array(); + +function updateError(type) { + with (document.options) { + switch (type) { + case 0: + if (info.checked) parent.leftnav.document.options.info.value = 1; + else parent.leftnav.document.options.info.value = 0; + break; + + case 1: + if (warn.checked) parent.leftnav.document.options.warn.value = 1; + else parent.leftnav.document.options.warn.value = 0; + break; + + case 2: + if (error.checked) parent.leftnav.document.options.error.value = 1; + else parent.leftnav.document.options.error.value = 0; + break; + } + } + + parent.leftnav.showError(); +} + +function init() { + if (!document.options) return; + with (document.options) { + if (parent.leftnav.document.options.info.value == 1) info.checked = 1; + else info.checked = 0; + if (parent.leftnav.document.options.warn.value == 1) warn.checked = 1; + else warn.checked = 0; + if (parent.leftnav.document.options.error.value == 1) error.checked = 1; + else error.checked = 0; + + } +} + +function showError(url) { parent.leftnav.showErrorLink(url); } diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errors1.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errors1.gif new file mode 100644 index 0000000..7908568 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errors1.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errors2.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errors2.gif new file mode 100644 index 0000000..6a3df4c Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errors2.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errorsdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errorsdoc.htm new file mode 100644 index 0000000..460449a --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errorsdoc.htm @@ -0,0 +1,91 @@ + + + + + + + + + + +Errors + + + + + + + + + + + + + + + + + + + + + + + + +

Errors/Warnings

+ +

The Errors/Warnings + section of the report lists all of the error, warning, and information + messages generated by the fitter. By default, this section will display + the number of each kind of message you have and the full text of the messages, + but checkboxes at the top of the screen allow you to filter message details + as you choose.

+ +

Checking all + the boxes will give you a display like this:

+ +

+ +

Deselecting + the Warning box in this particular example would result in this less detailed + display:

+ +

+ + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errs.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errs.htm new file mode 100644 index 0000000..0fb2572 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/errs.htm @@ -0,0 +1,81 @@ + + + + + + +

Errors and Warnings

+There are 0 error(s), 67 warning(s), and 0 information.

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
[Warning]:Cpld - Unable to retrieve the path to the iSE Project Repository. Will use the default filename of 'LAN_IDE_CP.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'CLK_EXT' based upon the LOC constraint 'P30'. It is recommended that you declare this BUFG explicitedly in your design. Note that for certain device families the output of a BUFG constraint can not drive a gated clock, and the BUFG constraint will be ignored.
[Warning]:Cpld:936 - The output buffer 'SLAVE_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'OWN_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'OVR_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'MTACK_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'LAN_WRH_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'LAN_RD_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'LAN_EN_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'LAN_CS_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'LAN_CFG<4>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'LAN_CFG<3>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'LAN_CFG<2>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'LAN_CFG<1>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'INT_OUT_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'CP_WE_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'CP_RD_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'CP_CS_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'CFOUT_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<9>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<8>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<7>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<6>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<5>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<4>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<3>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<2>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<1>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<13>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<12>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<11>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<10>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:936 - The output buffer 'A_LAN<0>_OBUF' is missing an input and will be deleted.
[Warning]:Cpld:1007 - Removing unused input(s) 'A<14>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'A<15>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'A<7>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'A<8>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'CFIN'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'CLK_EXT'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'CP_IRQ'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<0>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<10>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<11>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<12>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<13>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<14>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<15>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<1>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<2>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<3>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<4>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<5>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<6>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<7>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<8>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DQ<9>'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DS0'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'DS1'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'FCS'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'IDE_WAIT'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'LAN_INT'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'LDS'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'MTCR'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:1007 - Removing unused input(s) 'Z3'. The input(s) are unused after optimization. Please verify functionality via simulation.
[Warning]:Cpld:896 - Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<12> to allow all signals assigned to this function block to be placed.
[Warning]:Cpld:896 - Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<14> to allow all signals assigned to this function block to be placed.
[Warning]:Cpld:896 - Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<13> to allow all signals assigned to this function block to be placed.
[Warning]:Cpld:896 - Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<15> to allow all signals assigned to this function block to be placed.
+ + +
+ + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/failtable.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/failtable.htm new file mode 100644 index 0000000..ed152cf --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/failtable.htm @@ -0,0 +1,42 @@ + + + + + + +

Failure Table

+ + + + + + + + + + + + + + + +
Signal NameFB1FB2FB3FB4
Signal NameFB5FB6FB7FB8
+
+ + + + + + + + + + + +
Legend:
ce - signal clock enable cannot be placed
clk - signal clock cannot be placed
fbi - insufficient function block inputs available to place signal
io - insufficient I/O pins available to place output
loc - signal cannot be placed in this FB because it is assigned to a different FB
mc - insufficient macrocells available to place signal
oe - signal output enable cannot be placed
pt - insufficient product terms available to place signal
sr - signal set/reset cannot be placed
unk - unknown reason for failure - Please contact Xilinx Support
+ +
+ + +
+ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/failtable.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/failtable.js new file mode 100644 index 0000000..045081f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/failtable.js @@ -0,0 +1 @@ +function showFailTable() { parent.leftnav.showFailTable(); } diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/failtabledoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/failtabledoc.htm new file mode 100644 index 0000000..c95037a --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/failtabledoc.htm @@ -0,0 +1,95 @@ + + + + + + + + + + + + + + + + Failure Table + + + + + + + + + + + +

+Failure Table

+The +Failure Table section provides a table listing all logic failing to be +placed as well as the cause for failure to fit for each individual Function +Block. The user can use this table to determine primary cause of +failure and try to correct it. +
+
The +Failure Table contains the following:  +
    +
  • +The +signal name 
  • +
+ +
Note: +Clicking on the signal name will open a new window with the equations for +that signal. 
+ +
    +
  • +A +column for each Function Block in device, with reason for failure to fit +for each FB
  • + +
  • +A +legend at the bottom listing all possible reasons for failure
  • +
+ + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fb.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fb.gif new file mode 100644 index 0000000..9783d6a Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fb.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fb1.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fb1.gif new file mode 100644 index 0000000..5d8b734 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fb1.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs.htm new file mode 100644 index 0000000..f20c18c --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs.htm @@ -0,0 +1,77 @@ + + + + + + +

Function Blocks

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Function BlockMacrocells Used/TotalFunction Block Inputs Used/TotalProduct Terms Used/TotalPins Used/Total
FB116 / 1824 / 5440 / 9013 / 15
FB211 / 1824 / 5456 / 904 / 15
FB312 / 1824 / 5425 / 9011 / 15
FB43 / 1824 / 5425 / 900 / 15
FB57 / 1823 / 5419 / 9010 / 14
FB61 / 1815 / 5414 / 900 / 13
FB71 / 180 / 540 / 908 / 15
FB80 / 180 / 540 / 908 / 15
+ + +
+ + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs.js new file mode 100644 index 0000000..8e97ea6 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs.js @@ -0,0 +1,9 @@ +function showFBApplet(fb) { parent.leftnav.showAppletFB(fb); } +function showFB(fb) { parent.leftnav.showFB(fb); } +function showMC(mc) { parent.leftnav.showAppletMC(mc); } +function showPT(pterm, type) { parent.leftnav.showPterm(pterm, type); } +function showPin(pin) { parent.leftnav.showAppletPin(pin); } +function showEqn(sig) { parent.leftnav.showEqn(sig); } +function showFBDetail(fb) { parent.leftnav.showFB(fb); } +function showLegend(url) { parent.leftnav.showLegend(url, 650, 350); } +function showTop() { parent.leftnav.showTop(); } diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB1.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB1.htm new file mode 100644 index 0000000..319a21e --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB1.htm @@ -0,0 +1,260 @@ + + + + + + + + + + +
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Signal NameTotal Product TermsProduct TermsLocationPower ModePin NumberPinTypePin Use
IDE_CS<1>1 2_2 +MC1STD23I/OO
D<7>1 2_1  +MC2STD16I/OO
D<1>1 3_1  +MC3STD17I/OO
IDE_A<2>1 4_1 +MC4STD25I/OO
D<8>1 5_1  +MC5STD19I/OI/O
D<5>1 6_1  +MC6STD20I/OO
AUTOCONFIG_IN_PROGRESS2 7_1 7_2 +MC7STD (b)(b)
D<4>1 8_1  +MC8STD21I/OO
IDE_CS<0>1 9_1 +MC9STD22I/OO
IDE_ENABLE3 10_1 10_2 10_3 +MC10STD31I/O(b)
IDE_A<0>1 11_1 +MC11STD24I/OO
IDE_A<1>1 12_1 +MC12STD26I/OO
(unused)0 MC13  (b) 
IDE_R2 14_1 14_2 +MC14STD27I/OO
IDE_W2 15_1 15_2 +MC15STD28I/OO
ROM_OE2 15_3 16_1 +MC16STD35I/OO
(unused)0 MC17 30I/O/GCK1(b)
D<12>_BUFR19 16_2 16_3 16_4 16_5 17_1 17_2 17_3 17_4 17_5 18_1 18_2 18_3 18_4 18_5 1_1 1_2 1_3 1_4 1_5 +MC18STD (b)(b)
+
+
Signals Used By Logic in Function Block
    +
  1. AS
  2. +
  3. AUTOBOOT_OFF
  4. +
  5. AUTOCONFIG_IN_PROGRESS
  6. +
  7. AUTO_CONFIG_DONE<0>
  8. +
  9. AUTO_CONFIG_DONE<1>
  10. +
  11. AUTO_CONFIG_DONE<2>
  12. +
  13. A<12>
  14. +
  15. A<13>
  16. +
  17. A<1>
  18. +
  19. A<2>
  20. +
  21. A<3>
  22. +
  23. A<4>
  24. +
  25. A<5>
  26. +
  27. A<6>
  28. +
  29. D<12>
  30. +
  31. A<9>
  32. +
  33. A<10>
  34. +
  35. A<11>
  36. +
  37. IDE_ENABLE
  38. +
  39. RESET
  40. +
  41. RW
  42. +
  43. autoconfig
  44. +
  45. ide
  46. +
  47. ide/ide_CLKF
  48. +
+ + + +
+ +
+ + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB2.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB2.htm new file mode 100644 index 0000000..ab9109a --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB2.htm @@ -0,0 +1,259 @@ + + + + + + + + + + +
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Signal NameTotal Product TermsProduct TermsLocationPower ModePin NumberPinTypePin Use
D<14>_BUFR18 18_1 18_2 18_3 18_4 18_5 1_1 1_2 1_3 1_4 1_5 2_1 2_2 2_3 2_4 2_5 3_1 3_2 3_3 +MC1STD142I/O(b)
(unused)0 MC2 143I/O/GSRGSR/I
(unused)0 MC3  (b)(b)
(unused)0 MC4 4I/O 
D<0>1 5_1  +MC5STD2I/O/GTS3O
(unused)0 MC6 3I/O/GTS4 
(unused)0 MC7  (b) 
AUTO_CONFIG_DONE<2>2 8_1 8_2 +MC8STD5I/O/GTS1(b)
AUTO_CONFIG_DONE<0>2 9_1 9_2 +MC9STD6I/O/GTS2(b)
AUTO_CONFIG_DONE_CYCLE<2>3 10_1 10_2 10_3 +MC10STD7I/O(b)
AUTO_CONFIG_DONE_CYCLE<0>3 11_1 11_2 11_3 +MC11STD9I/O(b)
IDE_BASEADR<7>4 11_4 12_1 12_2 12_3 +MC12STD10I/O(b)
IDE_BASEADR<6>4 12_4 12_5 13_1 13_2 +MC13STD12I/O(b)
(unused)0 MC14 11I/O(b)
D<13>_BUFR17 13_3 13_4 13_5 14_1 14_2 14_3 14_4 14_5 15_1 15_2 15_3 15_4 15_5 16_2 16_3 16_4 16_5 +MC15STD13I/O(b)
D<6>1 16_1  +MC16STD14I/OO
D<3>1 17_1  +MC17STD15I/OO
(unused)0 MC18  (b)(b)
+
+
Signals Used By Logic in Function Block
    +
  1. AS
  2. +
  3. AUTOCONFIG_IN_PROGRESS
  4. +
  5. AUTO_CONFIG_DONE<0>
  6. +
  7. AUTO_CONFIG_DONE<1>
  8. +
  9. AUTO_CONFIG_DONE<2>
  10. +
  11. AUTO_CONFIG_DONE_CYCLE<0>
  12. +
  13. AUTO_CONFIG_DONE_CYCLE<2>
  14. +
  15. A<1>
  16. +
  17. A<2>
  18. +
  19. A<3>
  20. +
  21. A<4>
  22. +
  23. A<5>
  24. +
  25. A<6>
  26. +
  27. D<13>
  28. +
  29. D<14>
  30. +
  31. IDE_BASEADR<6>
  32. +
  33. IDE_BASEADR<7>
  34. +
  35. D<14>.PIN
  36. +
  37. D<15>.PIN
  38. +
  39. RESET
  40. +
  41. RW
  42. +
  43. UDS
  44. +
  45. autoconfig
  46. +
  47. ide/ide_CLKF
  48. +
+ + + +
+ +    + +
+ +
+ + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB3.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB3.htm new file mode 100644 index 0000000..408e55f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB3.htm @@ -0,0 +1,260 @@ + + + + + + + + + + +
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Signal NameTotal Product TermsProduct TermsLocationPower ModePin NumberPinTypePin Use
D<2>1 1_1  +MC1STD39I/OO
(unused)0 MC2 32I/O/GCK2 
D<10>1 3_1  +MC3STD41I/OI/O
D<12>2 4_1 4_2 +MC4STD44I/OI/O
(unused)0 MC5 33I/O 
(unused)0 MC6 34I/O 
D<14>2 7_1 7_2 +MC7STD46I/OI/O
(unused)0 MC8 38I/O/GCK3 
D<9>1 9_1  +MC9STD40I/OI/O
D<15>2 10_1 10_2 +MC10STD48I/OI/O
D<11>1 11_1  +MC11STD43I/OI/O
D<13>2 12_1 12_2 +MC12STD45I/OI/O
(unused)0 MC13  (b) 
(unused)0 MC14 49I/OI
AUTO_CONFIG_DONE<1>2 15_1 15_2 +MC15STD50I/OI
AUTO_CONFIG_DONE_CYCLE<1>3 16_1 16_2 16_3 +MC16STD (b)(b)
IDE_BASEADR<3>4 17_1 17_2 17_3 17_4 +MC17STD51I/OI
IDE_BASEADR<2>4 18_1 18_2 18_3 18_4 +MC18STD (b)(b)
+
+
Signals Used By Logic in Function Block
    +
  1. AS
  2. +
  3. AUTOCONFIG_IN_PROGRESS
  4. +
  5. AUTO_CONFIG_DONE<0>
  6. +
  7. AUTO_CONFIG_DONE<1>
  8. +
  9. AUTO_CONFIG_DONE_CYCLE<1>
  10. +
  11. A<1>
  12. +
  13. A<2>
  14. +
  15. A<3>
  16. +
  17. A<4>
  18. +
  19. A<5>
  20. +
  21. A<6>
  22. +
  23. D<12>_BUFR
  24. +
  25. D<13>_BUFR
  26. +
  27. D<14>_BUFR
  28. +
  29. D<15>_BUFR
  30. +
  31. IDE_BASEADR<2>
  32. +
  33. IDE_BASEADR<3>
  34. +
  35. D<11>.PIN
  36. +
  37. D<10>.PIN
  38. +
  39. RESET
  40. +
  41. RW
  42. +
  43. UDS
  44. +
  45. autoconfig
  46. +
  47. ide/ide_CLKF
  48. +
+ + + +
+ +    + +
+ +
+ + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB4.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB4.htm new file mode 100644 index 0000000..40a601f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB4.htm @@ -0,0 +1,251 @@ + + + + + + + + + + +
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Signal NameTotal Product TermsProduct TermsLocationPower ModePin NumberPinTypePin Use
ide19 17_5 18_1 18_2 18_3 18_4 18_5 1_1 1_2 1_3 1_4 1_5 2_1 2_2 2_3 2_4 2_5 3_1 3_2 3_3 +MC1STD118I/O(b)
(unused)0 MC2 126I/O(b)
(unused)0 MC3 133I/O(b)
(unused)0 MC4  (b) 
(unused)0 MC5 128I/O 
(unused)0 MC6 129I/O 
(unused)0 MC7  (b) 
(unused)0 MC8 130I/O 
(unused)0 MC9 131I/O 
(unused)0 MC10 135I/O 
(unused)0 MC11 132I/O 
(unused)0 MC12 134I/O 
(unused)0 MC13 137I/O 
(unused)0 MC14 136I/O 
(unused)0 MC15 138I/O 
ide/ide_CLKF2 16_1 16_2 +MC16STD139I/O(b)
autoconfig4 17_1 17_2 17_3 17_4 +MC17STD140I/O(b)
(unused)0 MC18  (b)(b)
+
+
Signals Used By Logic in Function Block
    +
  1. AUTO_CONFIG_DONE<0>
  2. +
  3. AUTO_CONFIG_DONE<1>
  4. +
  5. AUTO_CONFIG_DONE<2>
  6. +
  7. A<16>
  8. +
  9. A<17>
  10. +
  11. A<18>
  12. +
  13. A<19>
  14. +
  15. A<20>
  16. +
  17. A<21>
  18. +
  19. A<22>
  20. +
  21. A<23>
  22. +
  23. BERR
  24. +
  25. C1
  26. +
  27. C3
  28. +
  29. IDE_BASEADR<0>
  30. +
  31. IDE_BASEADR<1>
  32. +
  33. IDE_BASEADR<2>
  34. +
  35. IDE_BASEADR<3>
  36. +
  37. IDE_BASEADR<4>
  38. +
  39. IDE_BASEADR<5>
  40. +
  41. IDE_BASEADR<6>
  42. +
  43. IDE_BASEADR<7>
  44. +
  45. SHUT_UP<1>
  46. +
  47. ide/ide_CLKF
  48. +
+ + + +
+ +    + +
+ +
+ + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB5.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB5.htm new file mode 100644 index 0000000..ddc400f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB5.htm @@ -0,0 +1,254 @@ + + + + + + + + + + +
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Signal NameTotal Product TermsProduct TermsLocationPower ModePin NumberPinTypePin Use
(unused)0 MC1  (b) 
(unused)0 MC2 52I/OI
(unused)0 MC3 59I/OI
(unused)0 MC4  (b) 
(unused)0 MC5 53I/O 
(unused)0 MC6 54I/OI
(unused)0 MC7 66I/O 
(unused)0 MC8 56I/O 
(unused)0 MC9 57I/OI
ROM_B<0>0  +MC10STD68I/OO
(unused)0 MC11 58I/OI
(unused)0 MC12 60I/OI
SHUT_UP<1>3 13_1 13_2 13_3 +MC13STD70I/O(b)
IDE_BASEADR<5>4 14_1 14_2 14_3 14_4 +MC14STD61I/OI
IDE_BASEADR<4>4 15_1 15_2 15_3 15_4 +MC15STD64I/OI
IDE_BASEADR<1>4 16_1 16_2 16_3 16_4 +MC16STD (b)(b)
ROM_B<1>0  +MC17STD69I/OO
IDE_BASEADR<0>4 18_1 18_2 18_3 18_4 +MC18STD (b)(b)
+
+
Signals Used By Logic in Function Block
    +
  1. AS
  2. +
  3. AUTO_CONFIG_DONE<0>
  4. +
  5. AUTO_CONFIG_DONE<1>
  6. +
  7. A<1>
  8. +
  9. A<2>
  10. +
  11. A<3>
  12. +
  13. A<4>
  14. +
  15. A<5>
  16. +
  17. A<6>
  18. +
  19. IDE_BASEADR<0>
  20. +
  21. IDE_BASEADR<1>
  22. +
  23. IDE_BASEADR<4>
  24. +
  25. IDE_BASEADR<5>
  26. +
  27. D<12>.PIN
  28. +
  29. D<13>.PIN
  30. +
  31. D<8>.PIN
  32. +
  33. D<9>.PIN
  34. +
  35. RESET
  36. +
  37. RW
  38. +
  39. SHUT_UP<1>
  40. +
  41. UDS
  42. +
  43. autoconfig
  44. +
  45. ide/ide_CLKF
  46. +
+ + + +
+ +    + +
+ +
+ + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB6.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB6.htm new file mode 100644 index 0000000..96b5d7c --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB6.htm @@ -0,0 +1,240 @@ + + + + + + + + + + +
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Signal NameTotal Product TermsProduct TermsLocationPower ModePin NumberPinTypePin Use
(unused)0 MC1  (b) 
(unused)0 MC2 106I/O 
(unused)0 MC3  (b) 
(unused)0 MC4 111I/O 
(unused)0 MC5 110I/O 
(unused)0 MC6 112I/O 
(unused)0 MC7  (b) 
(unused)0 MC8 113I/O 
(unused)0 MC9 116I/O 
(unused)0 MC10 115I/O 
(unused)0 MC11 119I/O 
(unused)0 MC12 120I/O 
(unused)0 MC13  (b) 
(unused)0 MC14 121I/O 
(unused)0 MC15 124I/O 
(unused)0 MC16 117I/O(b)
D<15>_BUFR14 16_1 16_2 16_3 16_4 17_1 17_2 17_3 17_4 17_5 18_1 18_2 18_3 18_4 18_5 +MC17STD125I/O(b)
(unused)0 MC18  (b)(b)
+
+
Signals Used By Logic in Function Block
    +
  1. AS
  2. +
  3. AUTO_CONFIG_DONE<0>
  4. +
  5. AUTO_CONFIG_DONE<1>
  6. +
  7. AUTO_CONFIG_DONE<2>
  8. +
  9. A<1>
  10. +
  11. A<2>
  12. +
  13. A<3>
  14. +
  15. A<4>
  16. +
  17. A<5>
  18. +
  19. A<6>
  20. +
  21. D<15>
  22. +
  23. RESET
  24. +
  25. RW
  26. +
  27. autoconfig
  28. +
  29. ide/ide_CLKF
  30. +
+ + + +
+ +    + +
+ +
+ + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB7.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB7.htm new file mode 100644 index 0000000..497cf70 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB7.htm @@ -0,0 +1,224 @@ + + + + + + + + + + +
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Signal NameTotal Product TermsProduct TermsLocationPower ModePin NumberPinTypePin Use
(unused)0 MC1  (b) 
(unused)0 MC2 71I/O 
(unused)0 MC3 75I/OI
(unused)0 MC4  (b) 
(unused)0 MC5 74I/O 
(unused)0 MC6 76I/O 
(unused)0 MC7 77I/O 
(unused)0 MC8 78I/O 
(unused)0 MC9 80I/OI
(unused)0 MC10 79I/O 
(unused)0 MC11 82I/O 
DTACK0   +MC12STD85I/OO
(unused)0 MC13 81I/OI
(unused)0 MC14 86I/OI
(unused)0 MC15 87I/OI
(unused)0 MC16 83I/OI
(unused)0 MC17 88I/OI
(unused)0 MC18  (b) 
+
+
Signals Used By Logic in Function Block
    + + + +
    + +    + +
    + +
    + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB8.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB8.htm new file mode 100644 index 0000000..ec5fac6 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FB8.htm @@ -0,0 +1,219 @@ + + + + + + + + + + +
    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
    Signal NameTotal Product TermsProduct TermsLocationPower ModePin NumberPinTypePin Use
    (unused)0 MC1  (b) 
    (unused)0 MC2 91I/OI
    (unused)0 MC3 95I/OI
    (unused)0 MC4 97I/OI
    (unused)0 MC5 92I/OI
    (unused)0 MC6 93I/O 
    (unused)0 MC7  (b) 
    (unused)0 MC8 94I/OI
    (unused)0 MC9 96I/O 
    (unused)0 MC10 101I/O 
    (unused)0 MC11 98I/OI
    (unused)0 MC12 100I/O 
    (unused)0 MC13 103I/OI
    (unused)0 MC14 102I/OI
    (unused)0 MC15 104I/O 
    (unused)0 MC16 107I/O 
    (unused)0 MC17 105I/O 
    (unused)0 MC18  (b) 
    +
    +
    Signals Used By Logic in Function Block
      + + + +
      + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FBdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FBdoc.htm new file mode 100644 index 0000000..36e7c96 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbs_FBdoc.htm @@ -0,0 +1,310 @@ + + + + + + + + + + + + + + + Function Block Specifics + + + + + + + + + + + +

      +Function Block Specifics

      + +
      To access specific details for a particular function +block, click on that function block in either the Mapped +Logic, Mapped Inputs, or Function +Blocks sections of the fitter report. The +function block details page displays a table of details about the particular +function block you selected, a view button you can click to show a graphical +display of the function block, and a pulldown menu you can use to select +other function blocks to see.
      + + +

      The Table + +

      The View +

      + +

      +The Table

      +The +table at the top of the function block details page provides the following +information about the function block: +
        +
      • +The +signal name 
      • +
      + +
      Note: +Clicking on a signal name will open a new window with the equations for +that signal. 
      + +
        +
      • +The +total product terms used 
      • + +
      • + A +list of product terms
      • +
      + +
      Note: +Clicking on a product +term will open a new window with the equations for that term. 
      + +
        +
      • +The +macrocell number in which the function block is located
      • +
      + +
      Note: +Clicking on the underscored macrocell number will provide a graphical display +of the macrocell that looks like this:
      + + +

      +. +

        +
      • +The +power mode
      • + +
      • +The +pin number - an asterisk "*" indicates a user assignment
      • +
      + +
        +
        Note: +Clicking on the underscored pin number will provide the pin layout diagram +for the highlighted pin. Rolling +your mouse over the colored pin will pop up a tooltip with the signal name +assigned to the pin, the I/O standard, the +I/O style, the slew rate, and/or any constraints assigned to the pin:
        +
      + +
      +
      + +
        +
      • +The +pin type
      • + +
      • +The +pin use 
      • + +
      • +XPLA3 +only - The GCK (Global Clock Signal) mapping 
      • +
      + +
      Note: +Moving your mouse cursor over an "I" in the Pin Use column will display +that input signal as a tooltip.
      + +
      +
      XBR +only - Below the resource table there is another table listing the +Function Block Control Term usage, the product term mapped to the +control term is listed. Clicking on the product term will bring up a pop-up +window displaying that product term. +
      +
    1. +CTC - control term clock
    2. + +
    3. +CTR - control term reset
    4. + +
    5. +CTS - control term set
    6. + +
    7. +CTE - control term output enable
    8. +
      + +


      Below +this table you will find a list of signals used by logic in the function +block you are viewing. The +list displays output signals as links. Clicking +on an output signal link will open a new window showing the equations for +that signal. +
      + +

      Note:There +is also a  +button +below the table. Click +this button to open a new window describing all of the acronyms used in +the function block table. You +can select either brief descriptions or more detailed descriptions by clicking +the "Verbose" button at the top of the window. +

      +The View

      + +
      When you click on the  +button +above the table, a new window will open with a graphical display of the +function block you are examining. The +pins are all color-coded: input pins are green, output pins are blue, and +clocks are magenta:
      + + +

      + + +

      Right-click anywhere within the window to pull up a menu +that allows you to zoom in or out for easier viewing.  + +

      This menu also allows you choose to see all of the input +connections, all of the output connections, or both at once. Like +the pins, the signals are color-coded: inputs are red, outputs are yellow, +and macrocell connections are aqua: + +

      + + +

      To examine the signals of single pins, simply click the +pin whose signals you wish to see. To +examine multiple pins without having to see everything at once, hold down +the control key while you click the pins you want to view. + +

      To view the signals for individual macrocells: +

        +
        Click the inside edge of the macrocell to display its +macrocell connections and inputs.
        + + +

        Click the outer edge to display its output signals + +

        Click in the center to display everything + +

        Double click in the center to open a new window with a +detailed macrocell diagram

      + +
      + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbsdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbsdoc.htm new file mode 100644 index 0000000..04a25ff --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbsdoc.htm @@ -0,0 +1,103 @@ + + + + + + + + + + +Function Blocks + + + + + + + + + + + + + + + + + + + + + + + + +

      Function Blocks

      + +The Function + Blocks page provides a summary of all function blocks' resources. Clicking + on one of the function blocks in the summary table will display the specific details for that function block.   + +
        + + +
      The summary table + contains the following:   + +
        + +
      • The + function block
      • + +
      • The + number of macrocell used
      • + +
      • The + number of function block inputs used
      • + +
      • The + number of product terms used
      • + +
      • The + pins used
      • + +
      • The + local control terms used
      • + +
      • The + number of foldback NANDs used (CoolRunner only)
      • +
      + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbview.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbview.jpg new file mode 100644 index 0000000..7f43c68 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/fbview.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/functionblock.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/functionblock.gif new file mode 100644 index 0000000..524cdd4 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/functionblock.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/genmsg.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/genmsg.htm new file mode 100644 index 0000000..0146e6d --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/genmsg.htm @@ -0,0 +1,17 @@ + + + + + genmsg + + +  +
        +
      +
      +This file is currently being generated. Please recheck the link after some +time for this report data.
      +
      + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/header.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/header.gif new file mode 100644 index 0000000..526171b Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/header.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/home.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/home.gif new file mode 100644 index 0000000..d441184 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/home.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/index.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/index.htm new file mode 100644 index 0000000..3b23466 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/index.htm @@ -0,0 +1,14 @@ + + + + + + + + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/inputleft.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/inputleft.htm new file mode 100644 index 0000000..83dc5e0 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/inputleft.htm @@ -0,0 +1,14 @@ + + + + + +

      Unmapped Inputs

      + + + +
      Signal NameUser Assignment
      + + +
      + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/inputleft.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/inputleft.js new file mode 100644 index 0000000..63fe42f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/inputleft.js @@ -0,0 +1 @@ +function showInputLeft() { parent.leftnav.showInputLeft(); } diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/inputleftdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/inputleftdoc.htm new file mode 100644 index 0000000..0cb5adb --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/inputleftdoc.htm @@ -0,0 +1,81 @@ + + + + + + + + + + + + + + + Mapped Logic + + + + + + + + + + + +

      +Unmapped Inputs

      +The +Unmapped Inputs section provides a table listing all inputs that failed +to fit into the specified device. The page will appear in your browser +sorted by Signal Name.  +
      +
      The +Unmapped Inputs table contains the following:  +
        +
      • +The +input signal name 
      • +
      + +
        +
      • +The +Pin/FB Assignment specified by the user.
      • +
      + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/leftnav.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/leftnav.htm new file mode 100644 index 0000000..99d935f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/leftnav.htm @@ -0,0 +1,63 @@ + + + + + +
      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Fitter Report
       Summary
       Errors/Warnings
       Logic
       Inputs
       Function Blocks
       Equations
       Pin List
       Compiler Options
       Text Report
       Help
      +


      + + + + + +
      Equation Display Style
       
      +
        +
      + +
      + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/leftnav.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/leftnav.js new file mode 100644 index 0000000..bbc0028 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/leftnav.js @@ -0,0 +1,180 @@ +var noAppletOnClicked = 1; +var appletMsg = ""; +var waitWin; +var oldIn = oldOut = oldGbl = oldIsp = oldVcc = oldGnd = oldProhibit = oldUnuse = oldNc = 1; +var oldInfo = oldWarn = oldError = 1; +var verbose = 0; +var dispPage, mapLogPage, mapInPage, unLogPage, unInPage; +var javaPermission = 0; +var abelEqn = vhdlEqn = verEqn = ""; + +function IsNS() { + return ((navigator.appName.indexOf("Netscape") >= 0) && + (parseFloat(navigator.appVersion) >= 4)) ? true : false; +} + +function openWait() { + waitWin = window.open("wait.htm", "wait", + "toolbar=no,location=no,"+ + "directories=no,status=no,menubar=no,scrollbars=no,"+ + "resizable=no,width=300,height=50" ); +} + +function closeWait() { if (waitWin) waitWin.close(); } + +function popHTML(name, str) { + document.options.htmlStr.value = str; + if (name.indexOf(":") > -1) + name = name.substring(0,name.indexOf(":")) + "_COLON_" + + name.substring(name.indexOf(":")+1,name.length); + if (name.indexOf(".") > -1) + name = name.substring(0,name.indexOf(".")) + "_DOT_" + + name.substring(name.indexOf(".")+1,name.length); + var win = window.open("result.htm", "win_"+name, + "toolbar=no,location=no,"+ + "directories=no,status=no,menubar=no,scrollbars=yes,"+ + "resizable=yes,width=300,height=200" ); + win.focus(); +} + +function setAppletPermission() { appletPermission = 1; } +function getAppletPermission() { return( appletPermission); } +function getAppletMsg() { return(appletMsg); } +function setAppletMsg(msg) { appletMsg = msg; } + + +function showHTML(page, html) { + + dispPage = html; + document.options.currPage.value = page; + parent.content.location.href = html; +} + +function showTop() { showHTML(document.options.currPage.value, dispPage); } + +function setVerbose(value) { verbose = value; } + +function showLegend(url, w, h) { + if (verbose == 1) { + url = url.substring(0,name.indexOf(".htm")) + "V.htm"; + } + var win = window.open(url, 'win', + 'toolbar=no,location=no,directories=no,status=no,menubar=no,scrollbars=yes,resizable=yes,width='+w+',height='+h); + win.focus(); +} + +function showSummary() { showHTML("summary", "summary.htm"); } +function showOptions() { showHTML("options", "options.htm"); } +function showFBSum() { showHTML("fbs", "fbs.htm"); } +function showFB(fb) { showHTML("fbs_FB", "fbs_"+fb+".htm"); } +function showPinOut() { showHTML("pins", "pins.htm"); } +function showError() { showHTML("errors", "errs.htm"); } +function showFailTable() { showHTML("failtable", "failtable.htm"); } + +function showEqnAll() { + openWait(); + parent.eqns.setOper(currEqnType); + if (currEqnType == defEqnType) showHTML("equations", "defeqns.htm"); + else if (currEqnType == 0) { + if (abelEqn == "") abelEqn = parent.eqns.getEqnList(); + document.options.htmlStr.value = abelEqn; + showHTML("equations", "equations.htm"); + } + else if (currEqnType == 1) { + if (vhdlEqn == "") vhdlEqn = parent.eqns.getEqnList(); + document.options.htmlStr.value = vhdlEqn; + showHTML("equations", "equations.htm"); + } + else { + if (verEqn == "") verEqn = parent.eqns.getEqnList(); + document.options.htmlStr.value = verEqn; + showHTML("equations", "equations.htm"); + } + closeWait(); +} + +function showEqn(sig) { + popHTML(sig, parent.eqns.getEqn(sig)); +} + +function showPterm(pterm, type) { + popHTML(pterm, parent.eqns.getPterm(pterm, type)); +} + +function showAscii() { showHTML("ascii", "ascii.htm"); } + +function showHelp() { + var helpDoc = document.options.currPage.value + "doc.htm"; + popWin(helpDoc); +} + +function getMapParam(type) { + var paramStr = ""; + switch(type) { + case 1: paramStr += "10"; break; + case 2: paramStr += "01"; break; + case 3: paramStr += "11"; break; + case 4: paramStr += "02"; break; + case 5: paramStr += "12"; break; + default: paramStr += "00"; + } + + return paramStr; +} + +function showMappedLogics(type) { + showHTML("maplogic", "maplogic_" + getMapParam(type) + ".htm"); +} + +function showMappedInputs(type) { + showHTML("mapinput", "mapinput_" + getMapParam(type) + ".htm"); +} + +function showUnMappedLogics(type) { + showHTML("unmaplogic", "unmaplogic_" + getMapParam(type) + ".htm"); +} + +function showLogicLeft() { showHTML("logicleft", "logicleft.htm"); } + +function showUnMappedInputs(type) { + showHTML("unmapinput", "unmapinput_" + getMapParam(type) + ".htm"); +} + +function showInputLeft() { showHTML("inputleft", "inputleft.htm"); } + +function doEqnFormat() { + var type = document.options.eqnType.options[document.options.eqnType.options.selectedIndex].value; + currEqnType = type; + parent.eqns.setOper(currEqnType); + if (document.options.currPage.value == "equations") showEqnAll(); +} + +function showNoAppletAlert() { + window.alert("No Applet supported for this session!!!"); +} + +function showAppletMC(mc) { + if (parent.applets) parent.applets.showAppletGraphicMC(mc); + else showNoAppletAlert(); +} + +function showAppletFB(fb) { + if (parent.applets) parent.applets.showAppletGraphicFB(fb); + else showNoAppletAlert(); +} + +function showAppletPin(pin) { + if (parent.applets) parent.applets.showAppletGraphicPin(pin); + else showNoAppletAlert(); +} + +function printAppletPkg() { + if (parent.applets) parent.applets.printAppletPkg(); + else showNoAppletAlert(); +} + +function popWin(url) { + var win = window.open(url, 'win', + 'location=yes,directories=yes,menubar=yes,toolbar=yes,status=yes,scrollbars=yes,resizable=yes,width=800,height=600'); + win.focus(); +} diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/legend.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/legend.gif new file mode 100644 index 0000000..0aad0eb Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/legend.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/legend.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/legend.jpg new file mode 100644 index 0000000..1d04af0 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/legend.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logic_legXC95.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logic_legXC95.htm new file mode 100644 index 0000000..e253a0b --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logic_legXC95.htm @@ -0,0 +1,2 @@ +
      +
      diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logic_legXbr.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logic_legXbr.htm new file mode 100644 index 0000000..d256e25 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logic_legXbr.htm @@ -0,0 +1,16 @@ +
      +I/O Style - OD    - OpenDrain
      +          - PU    - Pullup
      +          - PN    - Pulldown
      +          - KPR   - Keeper
      +          - S     - SchmittTrigger
      +          - DG    - DataGate
      +Reg Use   - LATCH - Transparent latch
      +          - DFF   - D-flip-flop
      +          - DEFF  - D-flip-flop with clock enable
      +          - TFF   - T-flip-flop
      +          - TDFF  - Dual-edge-triggered T-flip-flop
      +          - DDFF  - Dual-edge-triggered flip-flop
      +          - DDEFF - Dual-edge-triggered flip-flop with clock enable
      +          /S (after any above flop/latch type) indicates initial state is Set
      +
      diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logic_legXpla3.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logic_legXpla3.htm new file mode 100644 index 0000000..c0e6f4a --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logic_legXpla3.htm @@ -0,0 +1,3 @@ +
      +Legend: PU  - Pull Up
      +
      diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logicleft.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logicleft.htm new file mode 100644 index 0000000..5da8011 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logicleft.htm @@ -0,0 +1,16 @@ + + + + + +

      Unmapped Logic

      + + + + + +
      Signal NameTotal PtermsTotal InputsUser Assignment
      + + +
      + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logicleft.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logicleft.js new file mode 100644 index 0000000..2fa4142 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logicleft.js @@ -0,0 +1 @@ +function showLogicLeft() { parent.leftnav.showLogicLeft(); } diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logicleftdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logicleftdoc.htm new file mode 100644 index 0000000..3537167 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logicleftdoc.htm @@ -0,0 +1,100 @@ + + + + + + + + + + + + + + + Mapped Logic + + + + + + + + + + + +

      +Unmapped Logic

      +The +Unmapped Logic section provides a table listing all logic that failed to +fit into the specified device. The page will appear in your browser sorted +by Signal Name.  +
      +
      The +Mapped Logic table contains the following:  +
        +
      • +The +signal name 
      • +
      + +
      Note: +Clicking on the signal name will open a new window with the equations for +that signal. 
      + +
        +
      • +The +total number of product terms 
      • + +
      • +The +total number of inputs 
      • + +
      • +The +I/O standard where appropriate
      • + +
      • +The +Pin/FB Assignment specified by the user.
      • +
      + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logiclegend.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logiclegend.htm new file mode 100644 index 0000000..7033b9e --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logiclegend.htm @@ -0,0 +1,106 @@ + + + + + + + +

      Legends

      +
      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      AcronymBrief Description
       * User Assigned
       (b) Buried macrocell
       FB# Function Block number
       GCK# Global Clock number
       GTS# Global Output Enable number
       GSR Global Set/Reset
       I Input
       I/O Input/Output
       Latch Transparent latch
       LOW Low Power Mode
       MC# Macrocell number
       O Output
       OD Open Drain
       PU Pullup
       /S After any flop/latch type indicates initial state is Set
       STD Standard Power Mode
       TCK Test clock
       TDI Test data input
       TDO Test data output
       TFF Toggle Flip-Flop
       TMS Test mode select
      + + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logiclegendV.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logiclegendV.htm new file mode 100644 index 0000000..e1813d1 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/logiclegendV.htm @@ -0,0 +1,106 @@ + + + + + + + +

      Legends

      +
      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      AcronymVerbose Description
       * User Assigned
       (b) Buried macrocell
       FB# Function Block number
       GCK# Global Clock number
       GTS# Global Output Enable number
       GSR Global Set/Reset
       I Input
       I/O Input/Output
       Latch Transparent latch
       LOW Low Power Mode
       MC# Macrocell number
       O Output
       OD Open Drain
       PU Pullup
       /S After any flop/latch type indicates initial state is Set
       STD Standard Power Mode
       TCK One of four terminals required by (JTAG) IEEE Std 1149 or IEEE Std 1532. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK. An internal pull-up forces TCK to a high level if left unconnected.
       TDI One of four terminals required by (JTAG) IEEE Std 1149 or IEEE Std 1532. It is the serial input for shifting data through the instruction register or selected data register. An internal pull-up forces TDI to a high level if left unconnected.
       TDO One of four terminals required by (JTAG) IEEE Std 1149 or IEEE Std 1532. It is the serial output for shifting data through the instruction register or selected data register. An internal pull-up forces TDI to a high level when it is not driven from an external source.
       TFF Toggle Flip-Flop
       TMS One of four terminals required by (JTAG) IEEE Std 1149 or IEEE Std 1532. It directs the device through its Test Access Port controller states. An internal pull-up forces TDI to a high level when it is not driven from an external source. TMS also provides the optional test reset signal of IEEE Std 1149 or IEEE Std 1532.
      + + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/macrocell.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/macrocell.gif new file mode 100644 index 0000000..ec9e68e Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/macrocell.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinput_00.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinput_00.htm new file mode 100644 index 0000000..1aafeda --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinput_00.htm @@ -0,0 +1,240 @@ + + + + + + +

      Inputs

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Signal NameFunction BlockMacrocellPin NumberPin TypePin Use
      A<10>FB5MC359I/OI
      A<11>FB5MC1260I/OI
      A<12>FB5MC1461I/OI
      A<13>FB5MC1564I/OI
      A<16>FB8MC497I/OI
      A<17>FB8MC395I/OI
      A<18>FB8MC894I/OI
      A<19>FB8MC592I/OI
      A<1>FB5MC957I/OI
      A<20>FB8MC291I/OI
      A<21>FB7MC1788I/OI
      A<22>FB7MC1587I/OI
      A<23>FB7MC1486I/OI
      A<2>FB5MC654I/OI
      A<3>FB5MC252I/OI
      A<4>FB3MC1550I/OI
      A<5>FB3MC1449I/OI
      A<6>FB3MC1751I/OI
      A<9>FB5MC1158I/OI
      ASFB7MC980I/OI
      AUTOBOOT_OFFFB7MC375I/OI
      BERRFB8MC1198I/OI
      C1FB8MC13103I/OI
      C3FB8MC14102I/OI
      RESETFB2MC2143I/O/GSRGSR/I
      RWFB7MC1683I/OI
      UDSFB7MC1381I/OI
      + + +
      + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinput_01.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinput_01.htm new file mode 100644 index 0000000..078acde --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinput_01.htm @@ -0,0 +1,240 @@ + + + + + + +

      Inputs

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Signal NameFunction BlockMacrocellPin NumberPin TypePin Use
      RESETFB2MC2143I/O/GSRGSR/I
      A<5>FB3MC1449I/OI
      A<4>FB3MC1550I/OI
      A<6>FB3MC1751I/OI
      A<3>FB5MC252I/OI
      A<10>FB5MC359I/OI
      A<2>FB5MC654I/OI
      A<1>FB5MC957I/OI
      A<9>FB5MC1158I/OI
      A<11>FB5MC1260I/OI
      A<12>FB5MC1461I/OI
      A<13>FB5MC1564I/OI
      AUTOBOOT_OFFFB7MC375I/OI
      ASFB7MC980I/OI
      UDSFB7MC1381I/OI
      A<23>FB7MC1486I/OI
      A<22>FB7MC1587I/OI
      RWFB7MC1683I/OI
      A<21>FB7MC1788I/OI
      A<20>FB8MC291I/OI
      A<17>FB8MC395I/OI
      A<16>FB8MC497I/OI
      A<19>FB8MC592I/OI
      A<18>FB8MC894I/OI
      BERRFB8MC1198I/OI
      C1FB8MC13103I/OI
      C3FB8MC14102I/OI
      + + +
      + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinput_02.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinput_02.htm new file mode 100644 index 0000000..cfc0057 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinput_02.htm @@ -0,0 +1,240 @@ + + + + + + +

      Inputs

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Signal NameFunction BlockMacrocellPin NumberPin TypePin Use
      A<5>FB3MC1449I/OI
      A<4>FB3MC1550I/OI
      A<6>FB3MC1751I/OI
      A<3>FB5MC252I/OI
      A<2>FB5MC654I/OI
      A<1>FB5MC957I/OI
      A<9>FB5MC1158I/OI
      A<10>FB5MC359I/OI
      A<11>FB5MC1260I/OI
      A<12>FB5MC1461I/OI
      A<13>FB5MC1564I/OI
      AUTOBOOT_OFFFB7MC375I/OI
      ASFB7MC980I/OI
      UDSFB7MC1381I/OI
      RWFB7MC1683I/OI
      A<23>FB7MC1486I/OI
      A<22>FB7MC1587I/OI
      A<21>FB7MC1788I/OI
      A<20>FB8MC291I/OI
      A<19>FB8MC592I/OI
      A<18>FB8MC894I/OI
      A<17>FB8MC395I/OI
      A<16>FB8MC497I/OI
      BERRFB8MC1198I/OI
      C3FB8MC14102I/OI
      C1FB8MC13103I/OI
      RESETFB2MC2143I/O/GSRGSR/I
      + + +
      + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinputdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinputdoc.htm new file mode 100644 index 0000000..3ac20d8 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/mapinputdoc.htm @@ -0,0 +1,147 @@ + + + + + + + + + + + + + + + Mapped Inputs + + + + + + + + + + + +

      +Mapped Inputs

      +Like +the Mapped Logic section, the Mapped Inputs +section of the report displays a table detailing the resources allocated +by the fitter to mapped inputs. Again, +the table can be sorted by Signal Name, Function Block, or Pin Number by +clicking on the appropriate table headings.  +
      +
      The +inputs table contains the following:  +
        +
      • +The +input signal name 
      • + +
      • +The +function block number - an asterisk "*" indicates a user assignment
      • +
      + +
      Note: +Clicking on the function block will provide a detailed table of all the +block's resources and a graphical display of the function block diagram +(see Function Block Specifics for more details).
      + +
        +
      • +The +macrocell number
      • +
      + +
        +
        Note: +Clicking on the underscored macrocell number will provide a graphical display +of the macrocell that looks like this:
        + +
        +
        + +
          + +
      • +The +pin number - an asterisk "*" indicates a user assignment
      • +
      + +
      Note: +Clicking on the underscored pin number will provide the pin layout diagram +for the highlighted pin. Rolling +your mouse over the colored pin will pop up a tooltip with the signal name +assigned to the pin, the I/O standard, the +I/O style, the slew rate, and/or any constraints assigned to the pin:
      + + +

      + +

        + +
        +
      • +The +pin type
      • + +
      • +The +pin use 
      • + +
      • +The +I/O standard
      • + +
      • +The +I/O style
      • +
      + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic.js new file mode 100644 index 0000000..e40c8f2 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic.js @@ -0,0 +1,23 @@ +function showFB(fb) { parent.leftnav.showFB(fb); } +function showMC(mc) { parent.leftnav.showAppletMC(mc); } +function showEqn(sig) { parent.leftnav.showEqn(sig); } +function showPin(pin) { parent.leftnav.showAppletPin(pin); } +function showLegend(url) { parent.leftnav.showLegend(url, 650, 350); } +function showTop() { parent.leftnav.showTop(); } + +function Sort(x) { + switch (x) { + case 0: parent.leftnav.showMappedLogics(0); break; + case 1: parent.leftnav.showMappedLogics(2); break; + case 2: parent.leftnav.showMappedLogics(4); break; + case 10: parent.leftnav.showMappedInputs(0); break; + case 11: parent.leftnav.showMappedInputs(2); break; + case 12: parent.leftnav.showMappedInputs(4); break; + case 20: parent.leftnav.showUnMappedLogics(0); break; + case 21: parent.leftnav.showUnMappedLogics(2); break; + case 22: parent.leftnav.showUnMappedLogics(4); break; + case 30: parent.leftnav.showUnMappedInputs(0); break; + case 31: parent.leftnav.showUnMappedInputs(2); break; + case 32: parent.leftnav.showUnMappedInputs(4); break; + } +} diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic_00.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic_00.htm new file mode 100644 index 0000000..0ce2973 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic_00.htm @@ -0,0 +1,692 @@ + + + + + + +

      Logic

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Signal NameTotal PtermsTotal InputsFunction BlockMacrocellPower ModeSlew RatePin NumberPin TypePin UseReg Init State
      AUTOCONFIG_IN_PROGRESS23FB1MC7STD  (b)(b)RESET
      AUTO_CONFIG_DONE<0>22FB2MC9STD 6I/O/GTS2(b)RESET
      AUTO_CONFIG_DONE<1>22FB3MC15STD 50I/OIRESET
      AUTO_CONFIG_DONE<2>22FB2MC8STD 5I/O/GTS1(b)RESET
      AUTO_CONFIG_DONE_CYCLE<0>313FB2MC11STD 9I/O(b)RESET
      AUTO_CONFIG_DONE_CYCLE<1>314FB3MC16STD  (b)(b)RESET
      AUTO_CONFIG_DONE_CYCLE<2>315FB2MC10STD 7I/O(b)RESET
      D<0>12FB2MC5STDFAST2I/O/GTS3O 
      D<10>12FB3MC3STDFAST41I/OI/O 
      D<11>12FB3MC11STDFAST43I/OI/O 
      D<12>_BUFR1916FB1MC18STD  (b)(b)RESET
      D<12>23FB3MC4STDFAST44I/OI/O 
      D<13>_BUFR1715FB2MC15STD 13I/O(b)RESET
      D<13>23FB3MC12STDFAST45I/OI/O 
      D<14>_BUFR1815FB2MC1STD 142I/O(b)RESET
      D<14>23FB3MC7STDFAST46I/OI/O 
      D<15>_BUFR1415FB6MC17STD 125I/O(b)RESET
      D<15>23FB3MC10STDFAST48I/OI/O 
      D<1>12FB1MC3STDFAST17I/OO 
      D<2>12FB3MC1STDFAST39I/OO 
      D<3>12FB2MC17STDFAST15I/OO 
      D<4>12FB1MC8STDFAST21I/OO 
      D<5>12FB1MC6STDFAST20I/OO 
      D<6>12FB2MC16STDFAST14I/OO 
      D<7>12FB1MC2STDFAST16I/OO 
      D<8>12FB1MC5STDFAST19I/OI/O 
      D<9>12FB3MC9STDFAST40I/OI/O 
      DTACK00FB7MC12STDFAST85I/OO 
      IDE_A<0>11FB1MC11STDFAST24I/OO 
      IDE_A<1>11FB1MC12STDFAST26I/OO 
      IDE_A<2>11FB1MC4STDFAST25I/OO 
      IDE_BASEADR<0>416FB5MC18STD  (b)(b)RESET
      IDE_BASEADR<1>416FB5MC16STD  (b)(b)RESET
      IDE_BASEADR<2>416FB3MC18STD  (b)(b)RESET
      IDE_BASEADR<3>416FB3MC17STD 51I/OIRESET
      IDE_BASEADR<4>416FB5MC15STD 64I/OIRESET
      IDE_BASEADR<5>416FB5MC14STD 61I/OIRESET
      IDE_BASEADR<6>416FB2MC13STD 12I/O(b)RESET
      IDE_BASEADR<7>416FB2MC12STD 10I/O(b)RESET
      IDE_CS<0>11FB1MC9STDFAST22I/OO 
      IDE_CS<1>11FB1MC1STDFAST23I/OO 
      IDE_ENABLE36FB1MC10STD 31I/O(b)RESET
      IDE_R26FB1MC14STDFAST27I/OOSET
      IDE_W25FB1MC15STDFAST28I/OOSET
      ROM_B<0>00FB5MC10STDFAST68I/OO 
      ROM_B<1>00FB5MC17STDFAST69I/OO 
      ROM_OE26FB1MC16STDFAST35I/OOSET
      SHUT_UP<1>315FB5MC13STD 70I/O(b)RESET
      autoconfig413FB4MC17STD 140I/O(b)RESET
      ide1919FB4MC1STD 118I/O(b)RESET
      ide/ide_CLKF22FB4MC16STD 139I/O(b) 
      + + +
      + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic_01.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic_01.htm new file mode 100644 index 0000000..da29717 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic_01.htm @@ -0,0 +1,692 @@ + + + + + + +

      Logic

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Signal NameTotal PtermsTotal InputsFunction BlockMacrocellPower ModeSlew RatePin NumberPin TypePin UseReg Init State
      IDE_CS<1>11FB1MC1STDFAST23I/OO 
      D<7>12FB1MC2STDFAST16I/OO 
      D<1>12FB1MC3STDFAST17I/OO 
      IDE_A<2>11FB1MC4STDFAST25I/OO 
      D<8>12FB1MC5STDFAST19I/OI/O 
      D<5>12FB1MC6STDFAST20I/OO 
      AUTOCONFIG_IN_PROGRESS23FB1MC7STD  (b)(b)RESET
      D<4>12FB1MC8STDFAST21I/OO 
      IDE_CS<0>11FB1MC9STDFAST22I/OO 
      IDE_ENABLE36FB1MC10STD 31I/O(b)RESET
      IDE_A<0>11FB1MC11STDFAST24I/OO 
      IDE_A<1>11FB1MC12STDFAST26I/OO 
      IDE_R26FB1MC14STDFAST27I/OOSET
      IDE_W25FB1MC15STDFAST28I/OOSET
      ROM_OE26FB1MC16STDFAST35I/OOSET
      D<12>_BUFR1916FB1MC18STD  (b)(b)RESET
      D<14>_BUFR1815FB2MC1STD 142I/O(b)RESET
      D<0>12FB2MC5STDFAST2I/O/GTS3O 
      AUTO_CONFIG_DONE<2>22FB2MC8STD 5I/O/GTS1(b)RESET
      AUTO_CONFIG_DONE<0>22FB2MC9STD 6I/O/GTS2(b)RESET
      AUTO_CONFIG_DONE_CYCLE<2>315FB2MC10STD 7I/O(b)RESET
      AUTO_CONFIG_DONE_CYCLE<0>313FB2MC11STD 9I/O(b)RESET
      IDE_BASEADR<7>416FB2MC12STD 10I/O(b)RESET
      IDE_BASEADR<6>416FB2MC13STD 12I/O(b)RESET
      D<13>_BUFR1715FB2MC15STD 13I/O(b)RESET
      D<6>12FB2MC16STDFAST14I/OO 
      D<3>12FB2MC17STDFAST15I/OO 
      D<2>12FB3MC1STDFAST39I/OO 
      D<10>12FB3MC3STDFAST41I/OI/O 
      D<12>23FB3MC4STDFAST44I/OI/O 
      D<14>23FB3MC7STDFAST46I/OI/O 
      D<9>12FB3MC9STDFAST40I/OI/O 
      D<15>23FB3MC10STDFAST48I/OI/O 
      D<11>12FB3MC11STDFAST43I/OI/O 
      D<13>23FB3MC12STDFAST45I/OI/O 
      AUTO_CONFIG_DONE<1>22FB3MC15STD 50I/OIRESET
      AUTO_CONFIG_DONE_CYCLE<1>314FB3MC16STD  (b)(b)RESET
      IDE_BASEADR<3>416FB3MC17STD 51I/OIRESET
      IDE_BASEADR<2>416FB3MC18STD  (b)(b)RESET
      ide1919FB4MC1STD 118I/O(b)RESET
      ide/ide_CLKF22FB4MC16STD 139I/O(b) 
      autoconfig413FB4MC17STD 140I/O(b)RESET
      ROM_B<0>00FB5MC10STDFAST68I/OO 
      SHUT_UP<1>315FB5MC13STD 70I/O(b)RESET
      IDE_BASEADR<5>416FB5MC14STD 61I/OIRESET
      IDE_BASEADR<4>416FB5MC15STD 64I/OIRESET
      IDE_BASEADR<1>416FB5MC16STD  (b)(b)RESET
      ROM_B<1>00FB5MC17STDFAST69I/OO 
      IDE_BASEADR<0>416FB5MC18STD  (b)(b)RESET
      D<15>_BUFR1415FB6MC17STD 125I/O(b)RESET
      DTACK00FB7MC12STDFAST85I/OO 
      + + +
      + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic_02.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic_02.htm new file mode 100644 index 0000000..6fd0493 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogic_02.htm @@ -0,0 +1,710 @@ + + + + + + +

      Logic

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Signal NameTotal PtermsTotal InputsFunction BlockMacrocellPower ModeSlew RatePin NumberPin TypePin UseReg Init State
      D<0>12FB2MC5STDFAST2I/O/GTS3O 
      AUTO_CONFIG_DONE<2>22FB2MC8STD 5I/O/GTS1(b)RESET
      AUTO_CONFIG_DONE<0>22FB2MC9STD 6I/O/GTS2(b)RESET
      AUTO_CONFIG_DONE_CYCLE<2>315FB2MC10STD 7I/O(b)RESET
      AUTO_CONFIG_DONE_CYCLE<0>313FB2MC11STD 9I/O(b)RESET
      IDE_BASEADR<7>416FB2MC12STD 10I/O(b)RESET
      IDE_BASEADR<6>416FB2MC13STD 12I/O(b)RESET
      D<13>_BUFR1715FB2MC15STD 13I/O(b)RESET
      D<6>12FB2MC16STDFAST14I/OO 
      D<3>12FB2MC17STDFAST15I/OO 
      D<7>12FB1MC2STDFAST16I/OO 
      D<1>12FB1MC3STDFAST17I/OO 
      D<8>12FB1MC5STDFAST19I/OI/O 
      D<5>12FB1MC6STDFAST20I/OO 
      D<4>12FB1MC8STDFAST21I/OO 
      IDE_CS<0>11FB1MC9STDFAST22I/OO 
      IDE_CS<1>11FB1MC1STDFAST23I/OO 
      IDE_A<0>11FB1MC11STDFAST24I/OO 
      IDE_A<2>11FB1MC4STDFAST25I/OO 
      IDE_A<1>11FB1MC12STDFAST26I/OO 
      IDE_R26FB1MC14STDFAST27I/OOSET
      IDE_W25FB1MC15STDFAST28I/OOSET
      IDE_ENABLE36FB1MC10STD 31I/O(b)RESET
      ROM_OE26FB1MC16STDFAST35I/OOSET
      D<2>12FB3MC1STDFAST39I/OO 
      D<9>12FB3MC9STDFAST40I/OI/O 
      D<10>12FB3MC3STDFAST41I/OI/O 
      D<11>12FB3MC11STDFAST43I/OI/O 
      D<12>23FB3MC4STDFAST44I/OI/O 
      D<13>23FB3MC12STDFAST45I/OI/O 
      D<14>23FB3MC7STDFAST46I/OI/O 
      D<15>23FB3MC10STDFAST48I/OI/O 
      AUTO_CONFIG_DONE<1>22FB3MC15STD 50I/OIRESET
      IDE_BASEADR<3>416FB3MC17STD 51I/OIRESET
      IDE_BASEADR<5>416FB5MC14STD 61I/OIRESET
      IDE_BASEADR<4>416FB5MC15STD 64I/OIRESET
      ROM_B<0>00FB5MC10STDFAST68I/OO 
      ROM_B<1>00FB5MC17STDFAST69I/OO 
      SHUT_UP<1>315FB5MC13STD 70I/O(b)RESET
      DTACK00FB7MC12STDFAST85I/OO 
      ide1919FB4MC1STD 118I/O(b)RESET
      D<15>_BUFR1415FB6MC17STD 125I/O(b)RESET
      ide/ide_CLKF22FB4MC16STD 139I/O(b) 
      autoconfig413FB4MC17STD 140I/O(b)RESET
      D<14>_BUFR1815FB2MC1STD 142I/O(b)RESET
      AUTOCONFIG_IN_PROGRESS23FB1MC7STD  (b)(b)D  RESET
      D<12>_BUFR1916FB1MC18STD  (b)(b)D  RESET
      AUTO_CONFIG_DONE_CYCLE<1>314FB3MC16STD  (b)(b)D  RESET
      IDE_BASEADR<2>416FB3MC18STD  (b)(b)T  RESET
      IDE_BASEADR<1>416FB5MC16STD  (b)(b)T  RESET
      IDE_BASEADR<0>416FB5MC18STD  (b)(b)T  RESET
      + + +
      + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogicdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogicdoc.htm new file mode 100644 index 0000000..75e0468 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/maplogicdoc.htm @@ -0,0 +1,167 @@ + + + + + + + + + + + + + + + Mapped Logic + + + + + + + + + + + +

      +Mapped Logic

      +The +Mapped Logic section provides a table listing resources allocated by the +fitter to mapped logic. The page will appear in your browser sorted by +Signal Name, but you can choose to sort it by Signal Name, Function Block, +and Pin Number by clicking on the appropriate table headers.  +
      +
      The +Mapped Logic table contains the following:  +
        +
      • +The +output signal name 
      • +
      + +
      Note: +Clicking on the signal name will open a new window with the equations for +that signal. 
      + +
        +
      • +The +total number of product terms 
      • + +
      • +The +number of signals used 
      • + +
      • +The +function block number - an asterisk "*" indicates a user assignment 
      • +
      + +
      Note: +Clicking on the function block will provide a detailed table of all the +block's resources and a graphical display of the function block diagram +(see Function Block Specifics for more details).
      + +
        +
      • +The +macrocell number
      • +
      + +
      Note: +Clicking on the underscored macrocell number will provide a graphical display +of the macrocell that looks like this:
      + + +

      +. +

        +
      • +The +slew rate
      • + +
      • +The +pin number - an asterisk "*" indicates a user assignment 
      • +
      + +
      Note: +Clicking on the underscored pin number will provide the pin layout diagram +for the highlighted pin. Rolling +your mouse over the colored pin will pop up a tooltip with the signal name +assigned to the pin, the I/O standard, the +I/O style, the slew rate, and/or any constraints assigned to the pin:
      + + +

      + +

        +
      • +The +pin type
      • + +
      • +The +pin use
      • + +
      • +The +input register use
      • + +
      • +The +I/O standard
      • + +
      • +The +I/O style
      • +
      + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/newappletref.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/newappletref.htm new file mode 100644 index 0000000..37f3d7f --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/newappletref.htm @@ -0,0 +1,14 @@ + + + + + + + + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/next.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/next.jpg new file mode 100644 index 0000000..b8bbb99 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/next.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/ns4plugin.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/ns4plugin.js new file mode 100644 index 0000000..0292ee1 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/ns4plugin.js @@ -0,0 +1,55 @@ + +function checkJre(){ + +var agt=navigator.userAgent.toLowerCase(); +var is_major = parseInt(navigator.appVersion); + + +var is_nav = ((agt.indexOf('mozilla')!=-1) && (agt.indexOf('spoofer')== -1) +&& (agt.indexOf('compatible') == -1) && (agt.indexOf('opera')== -1) +&& (agt.indexOf('webtv')==-1) && (agt.indexOf('hotjava')== -1)); +var is_nav4up = (is_nav && (is_major >= 4)); + +var pluginDetected = false; + +// we can check for plugin existence only when browser is 'is_ie5up' or 'is_nav4up' +if(is_nav4up) { + + // Refresh 'navigator.plugins' to get newly installed plugins. + // Use 'navigator.plugins.refresh(false)' to refresh plugins + // without refreshing open documents (browser windows) + if(navigator.plugins) { + navigator.plugins.refresh(false); + } + + // check for Java plugin in installed plugins + if(navigator.mimeTypes) { + // window.alert( navigator.mimeTypes.length); + for (i=0; i < navigator.mimeTypes.length; i++) { + // window.alert( navigator.mimeTypes[i].type); + if( (navigator.mimeTypes[ i].type != null) + &&(navigator.mimeTypes[ i].type.indexOf( + "application/x-java-applet;jpi-version=1.4") != -1) ) { + //window.alert("Found"); + pluginDetected = true; + break; + } + + } + } + +} + +if (pluginDetected) { + // show applet page + document.location.href="appletref.htm"; + +} else if (confirm("Java Plugin 1.4+ not found, Do you want to download it?\n" + + "if you choose not to install the plugin the reports graphical applets will not be available.")) { + document.location.href=XilinxD; +} else { + document.location.href="appletref.htm"; +} + +} + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/options.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/options.htm new file mode 100644 index 0000000..afaa252 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/options.htm @@ -0,0 +1,106 @@ + + + + + + +

      Compiler Options

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      OptionValue
       Device(s) Specified + xc95144xl-10-TQ144
       Optimization Method + SPEED
       Multi-Level Logic Optimization + ON
       Ignore Timing Specifications + OFF
       Default Register Power Up Value + LOW
       Slew Rate + FAST
       Keep User Location Constraints + ON
       What-You-See-Is-What-You-Get + OFF
       Exhaustive Fitting + OFF
       Keep Unused Inputs + OFF
       Power Mode + STD
       Ground on Unused IOs + OFF
       Global Clock Optimization + ON
       Global Set/Reset Optimization + ON
       Global Ouput Enable Optimization + ON
       Set I/O Pin Termination + KEEPER
       Input Limit (2-54) 54
       Pterm Limit (1-90) 25
      + + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/optionsdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/optionsdoc.htm new file mode 100644 index 0000000..f1ee543 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/optionsdoc.htm @@ -0,0 +1,760 @@ + + + + + + + + + + +Compiler Options + + + + + + + + + + + + + + + + + + + + + + + + +

      Compiler Options

      + +

      The Compiler + Options page provides all the fitter options settings for the device family + the fitter has selected.

      + +

      Fitter Options

      + +

      Basic Tab

      + +

      XPLA3 Advanced + Options

      + +

      CoolRunner-II + Advanced Options

      + +

      XC9500/XL/XV + Advanced Options

      + +

      Basic + Tab

      + +

      The CPLD devices + have the following fitter Implementation + Options available in + the Basic tab:

      + +
        + +
      • Use + Multi-Level Logic Optimization

      • +
      + +

      This option simplifies the total number + of logic expressions in a design, and then collapses the logic in order + to meet user objectives such as density, speed and timing constraints. + This optimization targets CPLD architecture, making it possible to collapse + to the macrocell limits, reduce levels of logic, and minimize the total + number of p-terms.

      + +

      Multi-level Logic Optimization optimizes + all combinatorial logic arcs spanning from an input pad or register output + to an output pad or register input.

      + +

      Multi-level Logic Optimization operates + on combinatorial logic according to the following rules.

      + +

      If timing constraints are set, the program + optimizes for speed to meet timing constraints.

      + +

      If timing constraints are not set, the + program optimizes either for speed or density, depending on the user setting + for the Use Timing Optimization + option.

      + +
        + +
          + +
            + +
          • If + Use Timing Optimization is turned + on, the combinatorial logic will be mapped for speed.

          • + +
          • If + Use Timing Optimization is turned + off, the combinatorial logic will be mapped for density. The goal of optimization + will then be to reduce the total number of p-terms.

          • +
          +
        +
      + +

      Logic + marked with the NOREDUCE property will not be extracted or optimized.

      + +

      By + default, this option is on.

      + +
        + +
      • Use Timing Constraints -- This + option instructs the fitter use Timing Constraints when fitting the design. +  If this + box is not checked, the fitter will ignore timing constraints, if necessary.

      • + +
      • Enable WYSIWYG + Mode -- (CoolRunner only) The + goal of the WYSIWYG options is to have a netlist reflect the user's specifications, + as much as possible. All the nodes declared in the HDL design are preserved. + By default, this property is set to Off (Checkbox is not checked) When + this property is On (checkbox is checked), XST:

      • + +
          + +
        • Preserves + all the user internal signals (nodes)

        • + +
        • Creates + source_node constraints in NGC file for all these nodes.

        • + +
        • Skips + the design optimization (collapse, factorization). Only the Boolean equation + minimization is performed.

        • +
        + +
      • Optimization Style-- The Optimization + Method allows you to select from one of two basic optimization strategies: + Density or Speed. + Density focuses on solely + on density, and Speed focuses + solely on speed.

      • + +
      • Location Constraints -- The Try selection + will attempt to fit the design with the pin assignments specified in the + design source. If the design cannot be fit with these pin assignments, + the fitter will remove the location constraints and attempt to fit the + design with no location constraints. A warning message will tell the user + if the location constraints have been removed.

      • + +
          + +
        • The + Try selection will attempt + to fit the design with the pin assignments specified in the design source. + If the design cannot be fit with these pin assignments, the fitter will + ignore the pin assignments.

        • +
        + +
      • The + On selection will attempt to fit + the design with the pin assignments specified in the design source. If + the design cannot be fit with these pin assignments, the fitter will notify + the user that the device could not fit. It will not unlock the pins under + this option.

      • + +
      • The + Off selection will attempt to + fit the design and will ignore the pin assignments specified in the design + source. If the design can be fit with no pre-assigned pins, the fitter + will assign pins, which can be viewed in the fitter report (filename.fit). + The user should take these pin assignments and incorporate them back into + the design source file. The user will be notified whether the fitting + operation was successful.

      • + +
      • Output + Slew Rate -- Use this option + to control the default output slew rate. You can control the transition + time of device output pins by setting the slew rate to Slow or Fast. Limiting + the slew rate (Slow) reduces output switching surges in the device. The + default is Fast.

      • +
      + +

      Note: + Any explicit slew rate control properties in the design or constraints + file take precedence over this Output Slew Rate setting.

      + +
        + +
      • FF Initial State -- Sets + the initial state for all Flip-Flops.  The + options are Low, High and FPGA.

      • + +
      • Collapsing + P-Term Limit -- This option + controls the degree to which the fitter flattens a design netlist. A logic + gate can collapse forward into a subsequent gate only if the number of + product terms in the resulting logic function does not exceed the p-term + limit. If the path delay of a logic function is not acceptable, increase + the p-term limit to allow the larger functions to be further flattened. + Choose a number from 3 to 48.

      • + +
      • Collapsing + Input Limit -- This is a + secondary option for controlling the degree to which the fitter flattens + a design netlist. A logic gate can collapse forward into a subsequent + gate only if the number of inputs in the resulting logic function does + not exceed the input limit. If the design fails to fit the target device + because flattening uses up too many of the function block inputs, decrease + the input limit to prevent flattening of certain high fan-in functions. +  

      • +
      + +

      XPLA Advanced + Options

      + +

      The + following options are available under XPLA Implementation + Options, Advanced tab.

      + +
        + +
      • Enable Fast + Input Registers -- Enables the use + of the Fast Input path in XPLA3 devices.

      • + +
      • Enable Use + of Foldback NANDs -- When selected, + the software will use foldback NANDs. This increases the capability to + fit a design, sometimes at the expense of speed.

      • + +
      • Reserve JTAG Pins for ISP -- Checking + this box will instruct the fitter to reserve JTAG pins.

      • +
      + +

      CoolRunner-II + Advanced Options

      + +

      The following + options are found under the Advanced tab for CoolRunner-II devices.

      + +
        + +
      • Use + Global Clock(s) -- Select this option + to allow the fitter to assign input pins used as clocks to dedicated global + clock (GCK) pins of the device. If this option is disabled, only pins + identified with the BUFG=CLK property in the design (or UCF file) will + be assigned to GCK device pins. By default, this option is on. +

      • + +
      • Use Global Output Enable(s) -- Select + this option to allow the fitter to assign input pins used as output enable + control to dedicated global OE (GTS) pins of the device. If this option + is disabled, only pins identified with the BUFG=OE property in the design + (or UCF file) will be assigned to GTS device pins. By default, this option + is on.

      • + +
      • Use Global Set/Reset -- Select this + option to allow the fitter to assign input pins used as register asynchronous + reset or preset control to the dedicated global set/reset (GSR) pin of + the device. If this option is disabled, only a pin identified with the + BUFG=SR property in the design (or UCF file) will be assigned to the GSR + device pin. By default, this option is on.

      • + +
      • Enable Fast Input Registers -- Enables + fast input registers.

      • + +
      • Ignore DATA_GATE Attributes -- Data + Gate is a power saving property that can be used in CoolRunner-II designs. +  This option + allows you to turn Data Gate off in case you want the fitter to ignore + data gate.

      • + +
      • Tristate Outputs Termination Node -- + The Tristate Output Termination Mode globally sets all tristate outputs + to the specified termination mode. By default, this field is set to Pullup.. +  The options + are Pullup, Keeper and Float.

      • + +
      • Create Programmable Ground Pins on Unused I/O + -- The Create Programmable GND Pins on Unused I/O property controls the + option to indicate that you want all unused I/O pads to be configured + as ground pins. This can reduce ground bounce. By default, this option + is set to ground.  The + options are Ground, Pullup, Keeper and Float.

      • + +
      • +

        Default + Output Voltage Standard -- set a default voltage standard for CoolRunner-II + device pins.

        + +

        IOSTANDARD + names supported by CoolRunner-II are:

        + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
        +

        I/O Standard

        +

        VCCIO

        +

        Input VREF

        +

        Board Termination Voltage (VTT)

        +

        LVTTL

        +

        3.3V

        +

        N/A

        +

        N/A

        +

        LVCMOS33

        +

        3.3V

        +

        N/A

        +

        N/A

        +

        LVCMOS25

        +

        2.5V

        +

        N/A

        +

        N/A

        +

        LVCMOS18

        +

        1.8V

        +

        N/A

        +

        N/A

        +

        LVCMOS15

        +

        1.5V

        +

        N/A

        +

        N/A

        +

        HSTL_I

        +

        1.5V

        +

        0.75V

        +

        0.75V

        +

        SSTL2_I

        +

        2.5V

        +

        1.25V

        +

        1.25V

        +

        SSTL3_I

        +

        3.3V

        +

        1.5V

        +

        1.5V

        + +

        The software + automatically groups outputs with similar IOSTANDARD settings into the + same bank when no location constraints are specified.

        +
      • +
      + +

      XC9500/XL/XV + Advanced Options

      + +

      The following + options are found under the Advanced tab for XC9500/XL/XV.  Note + that additional options for XC9500 only are also described below.

      + +
        + +
      • Use + Global Clock(s) -- Select this option + to allow the fitter to assign input pins used as clocks to dedicated global + clock (GCK) pins of the device. If this option is disabled, only pins + identified with the BUFG=CLK property in the design (or UCF file) will + be assigned to GCK device pins. By default, this option is on. +

      • + +
      • Use Global Output Enable(s) -- Select + this option to allow the fitter to assign input pins used as output enable + control to dedicated global OE (GTS) pins of the device. If this option + is disabled, only pins identified with the BUFG=OE property in the design + (or UCF file) will be assigned to GTS device pins. By default, this option + is on.

      • + +
      • Use Global Set/Reset -- Select this + option to allow the fitter to assign input pins used as register asynchronous + reset or preset control to the dedicated global set/reset (GSR) pin of + the device. If this option is disabled, only a pin identified with the + BUFG=SR property in the design (or UCF file) will be assigned to the GSR + device pin. By default, this option is on.

      • + +
      • Create Programmable Ground Pins on Unused I/O + -- Select this option to indicate that you want all unused I/O pads to + be configured as ground pins. This can reduce ground bounce. By default, + this option is off.

      • + +
      • Macrocell Power Setting -- Use this + option to control device power consumption. Select Low or Standard to + set the default power mode for the macrocells used to implement the design. + Select Timing Driven to automatically reduce power on paths covered by + timing specifications that can meet speed requirements while operating + in low power. The default is Standard, which results in highest speed.

      • +
      + +

      Note: Any explicit power control (PWR_MODE) + properties in the design or constraints file take precedence over this + Macrocell Power Setting.

      + +
        + +
      • Enable FASTConnect/UIM Optimization (XC9500 + only) -- Enables optimization of the FASTConnect/UIM for XC9500 + devices.

      • + +
      • Use + Local Feedback (XC9500 only)

      • +
      + +

      Select this option to enable the software + to use local macrocell feedback whenever possible. The local feedback + path, running from each macrocell output to an input of the same function + block, has shorter propagation delay than the global feedback path. The + fitter always tries to use local macrocell feedback (if possible) to satisfy + timing constraints. This option allows the fitter to use local feedback + to generally improve timing on remaining paths. Using local feedback can + speed up your design but could also make it difficult to maintain the + same timing after a design change. By default, this option is on.

      + + + +
      + + +

      Note: + To force the fitter to use local feedback, manually map both + the source and load functions into the same function block using the property + LOC=FBnn, + then apply a timespec across the path. 

      + + + +
      + + +

      Note: + The XC9536 device does not have local feedback.

      + + + +
      + + +
        + +
      • Use + Pin Feedback (XC9500 only)

      • +
      + +

      Select this option to enable the software + to use I/O pin feedback whenever possible. The pin feedback path has slightly + shorter propagation delay than the global feedback path. If this option + is enabled, the software uses the pin feedback path instead of the global + feedback path for macrocell signals that do not drive 3-state outputs + or slew-rate-limited outputs, and where the associated I/O pin is not + used as input-only. By default, this option is on.

      + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/paths.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/paths.js new file mode 100644 index 0000000..ff4aa89 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/paths.js @@ -0,0 +1,39 @@ +rootURL = "http://www.xilinx.com/"; +prodURL = "xlnx/xil_prodcat_product.jsp?title="; +cpldURL = "CPLD+Products"; +acr2URL = "coolrunner2_page"; +xbrURL = "coolrunner2_page"; +xpla3URL = "xpla3_page"; +xc9500URL = "xc9500_page"; +xc9500xlURL = "xc9500xl_page"; +xa9500xlURL = "xc9500xl_page"; +xc9500xvURL = "xc9500xv_page"; +marketURL= "esp"; +supportURL = "http://www.support.xilinx.com/"; +educationURL = "support/education-home.htm"; +buyURL = "http://toolbox.xilinx.com/cgi-bin/xilinx.storefront"; +contactURL = "company/contact.htm"; +searchURL = "company/search.htm"; + +docURL = rootURL + "support/documentation/"; +doc95URL = docURL + "xc9500.htm"; +doc95xlURL = docURL + "xc9500xl.htm"; +docA95xlURL = docURL + "xc9500xl.htm"; +doc95xvURL = docURL + "xc9500xv.htm"; +docXpla3URL = docURL + "coolrunner_xpla3.htm"; +docAcr2URL = docURL + "coolrunner-ii.htm"; +docXbrURL = docURL + "coolrunner-ii.htm"; +docCr2sURL = docURL + "coolrunner-ii.htm"; + +var messages = new Array(); +messages["fastinreg"] = "Direct Input Register"; +messages["inreg"] = "Direct Input Register"; +messages["fbnand"] = "Foldback NAND"; +messages["fcnode"] = "FC node"; +messages["LATCH"] = "Transparent latch"; +messages["DFF"] = "D-flip-flop"; +messages["DEFF"] = "D-flip-flop with clock enable"; +messages["TFF"] = "T-flip-flop"; +messages["TDFF"] = "Dual-edge-triggered T-flip-flop"; +messages["DDFF"] = "Dual-edge-triggered flip-flop"; +messages["DDEFF"] = "Dual-edge-triggered flip-flop with clock enable"; diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin.gif new file mode 100644 index 0000000..f110f3d Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin_legXC95.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin_legXC95.htm new file mode 100644 index 0000000..db88bcb --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin_legXC95.htm @@ -0,0 +1,13 @@ +
      +Legend :  NC  = Not Connected, unbonded pin
      +         PGND = Unused I/O configured as additional Ground pin
      +         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
      +         VCC  = Dedicated Power Pin
      +         GND  = Dedicated Ground Pin
      +         TDI  = Test Data In, JTAG pin
      +         TDO  = Test Data Out, JTAG pin
      +         TCK  = Test Clock, JTAG pin
      +         TMS  = Test Mode Select, JTAG pin
      +         PE   = Port Enable pin
      +  PROHIBITED  = User reserved pin
      +
      diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin_legXbr.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin_legXbr.htm new file mode 100644 index 0000000..00a6d2c --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin_legXbr.htm @@ -0,0 +1,21 @@ +
      +Legend :  NC  = Not Connected, unbonded pin
      +        PGND  = Unused I/O configured as additional Ground pin
      +         KPR  = Unused I/O with weak keeper (leave unconnected)
      +         WPU  = Unused I/O with weak pull up (leave unconnected)
      +         WPD  = Unused I/O with weak pull down (leave unconnected)
      +         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
      +         VCC  = Dedicated Power Pin
      +      VCCAUX  = Power supply for JTAG pins
      +   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
      +   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
      +   VCCIO-1.8  = I/O supply voltage for LVCMOS18
      +   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
      +        VREF  = Reference voltage for indicated input standard
      +         GND  = Dedicated Ground Pin
      +         TDI  = Test Data In, JTAG pin
      +         TDO  = Test Data Out, JTAG pin
      +         TCK  = Test Clock, JTAG pin
      +         TMS  = Test Mode Select, JTAG pin
      +  PROHIBITED  = User reserved pin
      +
      diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin_legXpla3.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin_legXpla3.htm new file mode 100644 index 0000000..8dad55d --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pin_legXpla3.htm @@ -0,0 +1,13 @@ +
      +Legend :  NC  = Not Connected, unbonded pin
      +          PE  = Port Enable pin
      +         WPU  = Unused with Internal Weak Pull Up
      +         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
      +         VCC  = Dedicated Power Pin
      +         GND  = Dedicated Ground Pin
      +         TDI  = Test Data In, JTAG pin
      +         TDO  = Test Data Out, JTAG pin
      +         TCK  = Test Clock, JTAG pin
      +         TMS  = Test Mode Select, JTAG pin
      +  PROHIBITED  = User reserved pin
      +
      diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pindiagram.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pindiagram.gif new file mode 100644 index 0000000..504bb2b Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pindiagram.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinlegend.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinlegend.htm new file mode 100644 index 0000000..26f2262 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinlegend.htm @@ -0,0 +1,150 @@ + + + + + + + +

      Legends

      +
      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      AcronymBrief Description
       CLK Clock
       GCK0 Global Clock 0
       GCK1 Global Clock 1
       GCK2 Global Clock 2
       GND Ground
       GSR Global Set/Reset
       GTS0 Global Output Enable 0
       GTS1 Global Output Enable 1
       GTS2 Global Output Enable 2
       GTS3 Global Output Enable 3
       I/O Input/Output
       INIT Initial state
       ISP In system programmable
       JTAG Joint Test Action Group
       KPR Unused I/O with weak keeper
       NC No Connects
       PGND Programmable ground pin
       PROHIBITED User reserved pin
       R Reset
       S Set
       TCK Test clock
       TDI Test data input
       TDO Test data output
       TIE Unused I/O floating
       TMS Test mode select
       LVCMOS Low Voltage CMOS 3.3 Volts
       LVCMOS25 Low Voltage CMOS 2.5 Volts
       LVCMOS33 Low Voltage CMOS 2.5 to 3.3 Volts
       LVTTL Low Voltage TTL 3.3 Volts
       VCCIO Input/Output Supply Voltage
       VCC Power internal
       WPU Weak Pull Up
      + + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinlegendV.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinlegendV.htm new file mode 100644 index 0000000..577547a --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinlegendV.htm @@ -0,0 +1,150 @@ + + + + + + + +

      Legends

      +
      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      AcronymVerbose Description
       CLK Global Clock
       GCK0 Global clock zero
       GCK1 Global clock one
       GCK2 Global clock two
       GND Dedicated Ground Pin
       GSR Global set-reset
       GTS0 Global tristate zero (output enable)
       GTS1 Global tristate one (output enable)
       GTS2 Global tristate two (output enable)
       GTS3 Global tristate three (output enable)
       I/O Input/Output
       INIT Initial state
       ISP The use of the JTAG port to program the chip while it is powered in a system.
       JTAG IEEE Standard 1149 (JTAG) boundary-scan test standard.
       KPR Unused I/O with weak keeper (leave unconnected)
       NC Not Connected, unbonded pin
       PGND Programmable ground pin
       PROHIBITED User reserved pin
       R Reset
       S Set
       TCK One of four terminals required by (JTAG) IEEE Std 1149 or IEEE Std 1532. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK. An internal pull-up forces TCK to a high level if left unconnected.
       TDI One of four terminals required by (JTAG) IEEE Std 1149 or IEEE Std 1532. It is the serial input for shifting data through the instruction register or selected data register. An internal pull-up forces TDI to a high level if left unconnected.
       TDO One of four terminals required by (JTAG) IEEE Std 1149 or IEEE Std 1532. It is the serial output for shifting data through the instruction register or selected data register. An internal pull-up forces TDI to a high level when it is not driven from an external source.
       TIE Unused I/O floating -- must tie to VCC, GND or other signal
       TMS One of four terminals required by (JTAG) IEEE Std 1149 or IEEE Std 1532. It directs the device through its Test Access Port controller states. An internal pull-up forces TDI to a high level when it is not driven from an external source. TMS also provides the optional test reset signal of IEEE Std 1149 or IEEE Std 1532.
       LVCMOS Low Voltage Complementary Metal Oxide Semiconductor 3.3 Volts
       LVCMOS25 External I/O supply voltage for LVCMOS25
       LVCMOS33 External I/O supply voltage for LVCMOS33
       LVTTL Low Voltage Transistor Transistor Logic 3.3Volts
       VCCIO External power for Inputs/Outputs
       VCC Dedicated Power Pin, Internal supply voltage for the device
       WPU Unused I/O with Internal Weak Pull Up (leave unconnected)
      + + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pins.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pins.htm new file mode 100644 index 0000000..503aaa4 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pins.htm @@ -0,0 +1,741 @@ + + + + + + +

      Pin List

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Pin NumPin TypeAssigned Signal
      1VCCIOVCC
      2I/O/GTS3D<0>
      3I/O/GTS4KPR
      4I/OKPR
      5I/O/GTS1KPR
      6I/O/GTS2KPR
      7I/OKPR
      8VCCINTVCC
      9I/OKPR
      10I/OKPR
      11I/OKPR
      12I/OKPR
      13I/OKPR
      14I/OD<6>
      15I/OD<3>
      16I/OD<7>
      17I/OD<1>
      18GNDGND
      19I/OD<8>
      20I/OD<5>
      21I/OD<4>
      22I/OIDE_CS<0>
      23I/OIDE_CS<1>
      24I/OIDE_A<0>
      25I/OIDE_A<2>
      26I/OIDE_A<1>
      27I/OIDE_R
      28I/OIDE_W
      29GNDGND
      30I/O/GCK1KPR
      31I/OKPR
      32I/O/GCK2KPR
      33I/OKPR
      34I/OKPR
      35I/OROM_OE
      36GNDGND
      37VCCIOVCC
      38I/O/GCK3KPR
      39I/OD<2>
      40I/OD<9>
      41I/OD<10>
      42VCCINTVCC
      43I/OD<11>
      44I/OD<12>
      45I/OD<13>
      46I/OD<14>
      47GNDGND
      48I/OD<15>
      49I/OA<5>
      50I/OA<4>
      51I/OA<6>
      52I/OA<3>
      53I/OKPR
      54I/OA<2>
      55VCCIOVCC
      56I/OKPR
      57I/OA<1>
      58I/OA<9>
      59I/OA<10>
      60I/OA<11>
      61I/OA<12>
      62GNDGND
      63TDITDI
      64I/OA<13>
      65TMSTMS
      66I/OKPR
      67TCKTCK
      68I/OROM_B<0>
      69I/OROM_B<1>
      70I/OKPR
      71I/OKPR
      72GNDGND
      73VCCIOVCC
      74I/OKPR
      75I/OAUTOBOOT_OFF
      76I/OKPR
      77I/OKPR
      78I/OKPR
      79I/OKPR
      80I/OAS
      81I/OUDS
      82I/OKPR
      83I/ORW
      84VCCINTVCC
      85I/ODTACK
      86I/OA<23>
      87I/OA<22>
      88I/OA<21>
      89GNDGND
      90GNDGND
      91I/OA<20>
      92I/OA<19>
      93I/OKPR
      94I/OA<18>
      95I/OA<17>
      96I/OKPR
      97I/OA<16>
      98I/OBERR
      99GNDGND
      100I/OKPR
      101I/OKPR
      102I/OC3
      103I/OC1
      104I/OKPR
      105I/OKPR
      106I/OKPR
      107I/OKPR
      108GNDGND
      109VCCIOVCC
      110I/OKPR
      111I/OKPR
      112I/OKPR
      113I/OKPR
      114GNDGND
      115I/OKPR
      116I/OKPR
      117I/OKPR
      118I/OKPR
      119I/OKPR
      120I/OKPR
      121I/OKPR
      122TDOTDO
      123GNDGND
      124I/OKPR
      125I/OKPR
      126I/OKPR
      127VCCIOVCC
      128I/OKPR
      129I/OKPR
      130I/OKPR
      131I/OKPR
      132I/OKPR
      133I/OKPR
      134I/OKPR
      135I/OKPR
      136I/OKPR
      137I/OKPR
      138I/OKPR
      139I/OKPR
      140I/OKPR
      141VCCINTVCC
      142I/OKPR
      143I/O/GSRRESET
      144GNDGND
      + + +
      + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pins.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pins.js new file mode 100644 index 0000000..591e563 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pins.js @@ -0,0 +1,62 @@ +var specSig = new Array(); +var pins = new Array(); +var pinsAssign = new Array(); +var prohibit = new Array(); +var unusedStr = "WPU"; +var gndStr = "GND"; +var vccStr = "VCC"; +var tdiStr = "TDI"; +var tdoStr = "TDO"; +var tmsStr = "TMS"; +var tckStr = "TCK"; + +function showPin(pin) { parent.leftnav.showAppletPin(pin); } + +function printPage() { window.print(); parent.leftnav.printAppletPkg(); } + +function showEqn(signal) { parent.leftnav.showEqn(signal); } + +function updatePin(type) { + with (document.options) { + switch (type) { + case 0: + if (inp.checked) parent.leftnav.document.options.inOn.value = 1; + else parent.leftnav.document.options.inOn.value = 0; + break; + + case 1: + if (out.checked) parent.leftnav.document.options.outOn.value = 1; + else parent.leftnav.document.options.outOn.value = 0; + break; + + case 2: + if (glb.checked) parent.leftnav.document.options.glbOn.value = 1; + else parent.leftnav.document.options.glbOn.value = 0; + break; + + case 3: + if (isp.checked) parent.leftnav.document.options.ispOn.value = 1; + else parent.leftnav.document.options.ispOn.value = 0; + break; + + case 4: + if (vcc.checked) parent.leftnav.document.options.vccOn.value = 1; + else parent.leftnav.document.options.vccOn.value = 0; + break; + + case 5: + if (gnd.checked) parent.leftnav.document.options.gndOn.value = 1; + else parent.leftnav.document.options.gndOn.value = 0; + break; + + case 6: + if (unuse.checked) parent.leftnav.document.options.unuseOn.value = 1; + else parent.leftnav.document.options.unuseOn.value = 0; + break; + } + } + + parent.leftnav.showPinOut(); +} + +function showLegend(url) { parent.leftnav.showLegend(url, 650, 350); } diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinsdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinsdoc.htm new file mode 100644 index 0000000..9da2708 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinsdoc.htm @@ -0,0 +1,265 @@ + + + + + + + + + + +Pin List + + + + + + + + + + + + + + + + + + + + + + + + +

      Pin List

      + +

      The Pin List + page lists each pin of your design with its pin type and associated signal. +  Check boxes + at the top of the table allow you to select and deselect which pin types + you want displayed in the table (the default view will display all of + them).

      + +

      Note: +  There is + a button below the table.  Click + this button to open a new window describing all of the acronyms used in + the function block table.  You + can select either brief descriptions or more detailed descriptions by + clicking the "Verbose" button at the top of the window.

      + +Clicking + on the underscored pin numbers in the first column of the table will open + a new window displaying the pin layout diagram for the selected pin.  Rolling + your mouse over the colored pin will pop up a tooltip with the signal + name assigned to the pin, the I/O standard,  the + I/O style, the slew rate, and/or any constraints assigned to the pin: + + +

      + +

      Clicking any underscored signal in the + third column of the table will open a new window displaying the equations + for that particular signal.

      + +

      Clicking on the button + at the top of the screen will open a new window with a graphical, top + view of all of the pins:  

      + +

      + +

      They are color-coded as follows:

      + + + +++ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      +

      Color

      +

      Signal

      +

      Green

      +

      Input

      +

      Aqua

      +

      Bidirectional

      +

      Blue

      +

      Output

      +

      Magenta

      +

      Clock

      +

      Red

      +

      VCC

      +

      Black

      +

      GND

      +

      Yellow

      +

      TDO

      +

      Gray

      +

      TDI

      +

      White

      +

      Unused Pin

      +

      Black Outline

      +

      No available + Pad

      + +

      As with the single pin display, rolling + your mouse over any colored pin will pop up a tooltip with the signal + name assigned to the pin, the I/O standard,  the + I/O style, the slew rate, and/or any constraints assigned to the pin.

      + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinview.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinview.jpg new file mode 100644 index 0000000..c3a27ca Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/pinview.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/plugin.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/plugin.js new file mode 100644 index 0000000..cc34368 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/plugin.js @@ -0,0 +1,96 @@ + +function checkJre(){ + +var agt=navigator.userAgent.toLowerCase(); +var is_major = parseInt(navigator.appVersion); + + +var is_nav = ((agt.indexOf('mozilla')!=-1) && (agt.indexOf('spoofer')== -1) +&& (agt.indexOf('compatible') == -1) && (agt.indexOf('opera')== -1) +&& (agt.indexOf('webtv')==-1) && (agt.indexOf('hotjava')== -1)); +var is_nav4up = (is_nav && (is_major >= 4)); + +var is_ie = ((agt.indexOf("msie") != -1) && (agt.indexOf("opera") == -1)); +var is_ie5 = (is_ie && (is_major == 4) && (agt.indexOf("msie 5.0")!= -1) ); +var is_ie5_5 = (is_ie && (is_major == 4) && (agt.indexOf("msie 5.5") != -1)); +var is_ie6 = (is_ie && (is_major == 4) && (agt.indexOf("msie 6.0") != -1)); + +var is_ie5up = (is_ie && (is_major == 4) && ( (agt.indexOf("msie 5.0")!=-1) || (agt.indexOf("msie 5.5")!=-1) || (agt.indexOf("msie 6.0")!=-1) ) ); + +var pluginDetected = false; +var activeXDisabled = false; + +// we can check for plugin existence only when browser is 'is_ie5up' or 'is_nav4up' +if(is_nav4up) { + + // Refresh 'navigator.mimeTypes' to get newly installed mimeTypes. + // Use 'navigator.mimeTypes.refresh(false)' to refresh mimeTypes + // without refreshing open documents (browser windows) + + // check for Java plugin in installed mimeTypes + if(navigator.mimeTypes ) { + //window.alert( "length"); + //window.alert( navigator.mimeTypes.length); + for (i=0; i < navigator.mimeTypes.length; i++) { + //window.alert(navigator.mimeTypes[i].type); + if( (navigator.mimeTypes[ i].type != null) + &&(navigator.mimeTypes[ i].type.indexOf( + "application/x-java-applet;jpi-version=1.4") != -1) ) { + + pluginDetected = true; + break; + } + + } + } + +} else if (is_ie5up) { + var javaVersion; + var shell; + try { + // Create WSH(WindowsScriptHost) shell, available on Windows only + shell = new ActiveXObject("WScript.Shell"); + + if (shell != null) { + // Read JRE version from Window Registry + try { + javaVersion = shell.regRead + ("HKEY_LOCAL_MACHINE\\Software\\JavaSoft\\Java Runtime Environment\\CurrentVersion"); + } catch(e) { + // handle exceptions raised by 'shell.regRead(...)' here + // so that the outer try-catch block would receive only + // exceptions raised by 'shell = new ActiveXObject(...)' + } + } + } catch(e) { + window.alert(" Creating ActiveX controls thru script is disabled \n in InternetExplorer security options \n To enable it: \n a. Go to the 'Tools -->; Internet Options' menu\n b. Select the 'Security' tab\n c. Select zone (Internet/Intranet)\n d. Click the 'Custom Level..' button which will display the\n 'Security Settings' window.\n e. Enable the option 'Initialize and script ActiveX controls\n not marked as safe' "); + + activeXDisabled = true; + } + + // Check whether we got required (1.4+) Java Plugin + if ( (javaVersion != null) && (javaVersion.indexOf("1.4") != -1) ) { + pluginDetected = true; + } + +} + + +if (pluginDetected) { + + // show applet page + document.location.href="newappletref.htm"; + +} else if (confirm("Java Plugin 1.4+ not found, Do you want to download it?\n" + + "if you choose not to install the plugin the reports graphical applets will not be available.")) { + + // show install page + document.location.href=XilinxD; + +} else { + // show error page + document.location.href="newappletref.htm"; +} + +} + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/prev.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/prev.jpg new file mode 100644 index 0000000..eb29285 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/prev.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/print.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/print.jpg new file mode 100644 index 0000000..b558dec Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/print.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/products.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/products.gif new file mode 100644 index 0000000..7680404 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/products.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/purchase.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/purchase.gif new file mode 100644 index 0000000..177f4ba Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/purchase.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/report.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/report.htm new file mode 100644 index 0000000..70e46e7 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/report.htm @@ -0,0 +1,19 @@ + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/result.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/result.htm new file mode 100644 index 0000000..a63a253 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/result.htm @@ -0,0 +1,14 @@ + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/search.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/search.gif new file mode 100644 index 0000000..714dc20 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/search.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/spacer.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/spacer.gif new file mode 100644 index 0000000..0eba199 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/spacer.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/style.css b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/style.css new file mode 100644 index 0000000..5f32596 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/style.css @@ -0,0 +1,19 @@ + +.tocRef A:link {font-family:arial black; font-size:14px;} +.tocRef A:visited {font-family:arial black; font-size:14px;} +.tocRef A:active {font-family:arial black; font-size:14px;} +.tocRef A:hover {font-family:arial black; font-size:14px;} +.tocBgnd {background:#CCCCCC;} + + +.pgRef A:link { } +.pgRef A:visited { } +.pgRef A:active { } +.pgRef A:hover { } +.pgHeader {background:#E7CF5A;} +.pgBgnd {background:#FFFFFF;} + + +#tipBox {position: absolute; width: 150px; z-index: 100;border: 1pt black solid; background: white; visibility: hidden;} +.tipBoxCursor {cursor:crosshair;} + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/summary.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/summary.htm new file mode 100644 index 0000000..3014f7e --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/summary.htm @@ -0,0 +1,141 @@ + + + + + + +

      Summary

      + + + + + + + + + + + + + + + + + + + + + +
       Design Name + LAN_IDE_CP
       Fitting Status + Successful
       Software Version + P.68d
       Device Used + XC95144XL-10-TQ144 +
       Date + 12-15-2016, 7:48PM

      RESOURCES SUMMARY
      + + + + + + + + + + + + + + + +
      Macrocells UsedPterms UsedRegisters UsedPins UsedFunction Block Inputs Used
      51/144  (36%)179/720  (25%)26/144  (19%)54/117  (47%)134/432  (32%)

      PIN RESOURCES
      + + + +
      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Signal TypeRequiredMapped
       Input 26 26
       Output 19 19
       Bidirectional 8 8
       GCK 0 0
       GTS 0 0
       GSR 1 1
      + + + + + + + + + + + + + + + + + + + + + + + + + +
      Pin TypeUsedTotal
       I/O  + 52 110
       GCK/IO 0 3
       GTS/IO 1 4
       GSR/IO 1 1

      GLOBAL RESOURCES
      + + + +
       Signal mapped onto global output enable net (GSR) RESET

      POWER DATA
      + + + + + + + + + + + + + +
       Macrocells in high performance mode (MCHP) 51
       Macrocells in low power mode (MCLP) 0
       Total macrocells used (MC) 51
      + + +
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/summary.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/summary.js new file mode 100644 index 0000000..8702822 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/summary.js @@ -0,0 +1,28 @@ +function popWin(url, w, h) { + var win = window.open(url, 'win', + 'toolbar=no,location=no,directories=no,status=no,menubar=no,scrollbars=yes,resizable=yes,width='+w+',height='+h); + win.focus(); +} + +function showTop() { parent.leftnav.showTop(); } + +function showDoc(device) { + var url = docURL; + + if ((device.indexOf("XC2") != -1) && (device.indexOf("S") != -1)) + url = docCr2sURL; + else if (device.indexOf("XC2") != -1) url = docXbrURL; + else if (device.indexOf("XA2") != -1) url = docAcr2URL; + else if (device.indexOf("XCR3") != -1) url = docXpla3URL; + else if (device.indexOf("XV") != -1) url = doc95xvURL; + else if (device.indexOf("XL") != -1) url = doc95xlURL; + else if (device.indexOf("XA") != -1) url = doc95xaURL; + else url = doc95URL; + + popWin(url); +} + +function priceDev(device) { + var url = "http://toolbox.xilinx.com/cgi-bin/xilinx.storefront/1816638537/Catalog"; + popWin(url); +} diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/summarydoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/summarydoc.htm new file mode 100644 index 0000000..607f637 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/summarydoc.htm @@ -0,0 +1,205 @@ + + + + + + + + + + + + + + + Summary + + + + + + + + +

      +Summary

      + +
      The +Summary section of the HTML report contains several tables summarizing +the fitting results for your design. +
       
      +The Header +table contains the following:  +
        +
      • +The Design +Name
      • + +
      • +The Fitting +Status, which is one of  the following:
      • + +
          +
        • +Successful
        • + +
        • +Design Rule Checking Failed
        • + +
        • +Placement Failed
        • + +
        • +Routing Failed
        • +
        + +
      • +The Software +Version 
      • + +
      • +The Device +Used, with a link to a PDF version of the device documentation
      • + +
      • +The Date +and time of completion
      • +
      +The Resources +Summary table includes: +
        +
      • +The number +and percentage of macrocells used vs total in device 
      • + +
      • +The number +and percentage of product terms used vs total in device 
      • + +
      • +The number +and percentage of registers used vs total in device 
      • + +
      • +The number +and percentage of pins used vs total in device 
      • + +
      • +The number +and percentage of function block inputs used vs total in device 
      • +
      +The Pin +Resources table includes two tables: +
        +
      • +The first +table indicates the requirements of the design, broken up by Signal Type. +The number required and the number mapped onto the device are indicated +for each signal type.
      • + +
      • +The second +table gives the total number of each pin type available in the device, +alongwith the number used.
      • +
      +XPLA3 +only - The Local Control Term Resources table lists the local +control term mapping for each function block: +
        +
      • +Each row +lists the local control term mapping for each of the eight control terms, +LCT0-LCT7, in a function block.
      • + +
      • +The control +term mapping can be:
      • + +
          +
        • +ce - clock +enable
        • + +
        • +clk - clock
        • + +
        • +ee - output +enable
        • + +
        • +sr - set/reset
        • + +
        • +uct1 - universal +control term clock
        • + +
        • +uct2 - universal +control term output enable
        • + +
        • +uct3 - universal +control term set
        • + +
        • +uct4 - universal +control term reset
        • +
        + +
      • +Each LCT +can have some subset of the signals above mapped onto them:
      • + +
          +
        • +LCT0 - sr, +oe
        • + +
        • +LCT1 - sr, +oe
        • + +
        • +LCT2 - sr, +oe
        • + +
        • +LCT3 - sr
        • + +
        • +LCT4 - ce, +clk, sr
        • + +
        • +LCT5 - clk, +sr
        • + +
        • +LCT6 - clk, +oe
        • + +
        • +LCT7 - clk, +uct1/uct2/uct3/uct4
        • +
        +
      +The Global +Resources table indicates the signals used as global signals in the +device. +

      XC9500/XL/XV +only - The Power Data table indicates the number of macrocells +in standard and low power mode. +

      XPLA3 +only - The Block Resources table indicates the number of function +block control terms used vs available and the number of foldback NANDs +used vs available. + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/support.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/support.gif new file mode 100644 index 0000000..a154620 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/support.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/time.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/time.htm new file mode 100644 index 0000000..2856558 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/time.htm @@ -0,0 +1,4 @@ + +

      +
      + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/tooltips.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/tooltips.js new file mode 100644 index 0000000..790ce27 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/tooltips.js @@ -0,0 +1,143 @@ +/* Your are permitted to reuse this code as long as the following copyright + notice is not removed: + + This HTML tip handling is copyright 1998 by insideDHTML.com, LLC. More information about this + code can be found at Inside Dynamic HTML: HTTP://www.insideDHTML.com +*/ + + +// Support for all collection +var allSupport = document.all!=null; + +function setupEventObject(e) { + // Map NS event object to IEs + if (e==null) return; // IE returns + window.event = e; + window.event.fromElement = e.target; + window.event.toElement = e.target; + window.event.srcElement = e.target; + window.event.x = e.x; + window.event.y = e.y; + // Route the event to the original element + // Necessary to make sure _tip is set. + window.event.srcElement.handleEvent(e); +} + +function checkName(src) { + // Look for tooltip in IE + while ((src!=null) && (src._tip==null)) + src = src.parentElement; + return src; +} + +function getElement(elName) { + // Get an element from its ID + if (allSupport) return document.all[elName]; + else return document.layers[elName]; +} + +function writeContents(el, tip) { + // Replace the contents of the tooltip + if (allSupport) + el.innerHTML = tip; + else { + // In NS, insert a table to work around + // stylesheet rendering bug. + // NS fails to apply style sheets when writing + // contents into a positioned element. + el.document.open(); + el.document.write("
      "); + el.document.write(tip); + el.document.write("
      "); + el.document.close(); + } +} + +function getOffset(el, which) { + // Function for IE to calculate position + // of an element. + var amount = el["offset"+which]; + if (which=="Top") amount+=el.offsetHeight; + el = el.offsetParent; + while (el!=null) { + amount+=el["offset"+which]; + el = el.offsetParent; + } + return amount; +} + + +function setPosition(el) { + // Set the position of an element + + src = window.event.srcElement + if (allSupport) { + el.style.pixelTop = getOffset(src, "Top"); + el.style.pixelLeft = getOffset(src, "Left"); + } + else { + el.top = src.y + 20; //window.event.y + 15 + el.left = src.x; //window.event.x + } +} + +function setVisibility(el, bDisplay) { + // Hide or show to tip + if (bDisplay) { + if (allSupport) el.style.visibility = "visible"; + else el.visibility = "show"; + } + else { + if (allSupport) el.style.visibility = "hidden"; + else el.visibility = "hidden"; + } +} + + +function displayContents(tip) { + // Display the tooltip. + var el = getElement("tipBox"); + writeContents(el, tip); + setPosition(el); + setVisibility(el, true); +} + + +function doMouseOver(e) { + // Mouse moves over an element + setupEventObject(e); + var el, tip; + if ((el = checkName(window.event.srcElement))!=null) { + if (!el._display) { + displayContents(el._tip); + el._display = true; + } + } +} + +function doMouseOut(e) { + // Mouse leaves an element + setupEventObject(e); + el = checkName(window.event.srcElement); + var el, tip; + if ((el = checkName(window.event.srcElement))!=null) { + if (el._display) { + if ((el.contains==null) || (!el.contains(window.event.toElement))) { + setVisibility(getElement("tipBox"), false); + el._display = false; + } + } + } +} + +function doLoad() { + // Do Loading + if ((window.document.captureEvents==null) && (!allSupport)) + return; // Not IE4 or NS4 + if (window.document.captureEvents!=null) // NS - capture events + window.document.captureEvents(Event.MOUSEOVER | Event.MOUSEOUT) + window.document.onmouseover = doMouseOver; + window.document.onmouseout = doMouseOut; +} + +window.onload = doLoad; diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/topnav.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/topnav.htm new file mode 100644 index 0000000..ac2b452 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/topnav.htm @@ -0,0 +1,10 @@ + + + + + + + + +
      + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/topnav.js b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/topnav.js new file mode 100644 index 0000000..9e3bb9a --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/topnav.js @@ -0,0 +1,30 @@ +function popWin(url) { + var win = window.open(url, 'win', + 'location=yes,directories=yes,menubar=yes,toolbar=yes,status=yes,scrollbars=yes,resizable=yes,width=800,height=600'); + win.focus(); +} + +function openTab(type, device) { + var url = rootURL; + switch (type) { + case 0: url = rootURL; break; + case 1: + if (device.indexOf('XC2') != -1) url += prodURL + xbrURL; + else if (device.indexOf('XA2') != -1) url += prodURL + acr2URL; + else if (device.indexOf('XCR3') != -1) url += prodURL + xpla3URL; + else if (device.indexOf('XV') != -1) url += prodURL + xc9500xvURL; + else if (device.indexOf('XL') != -1) url += prodURL + xc9500xlURL; + else if (device.indexOf('XA') != -1) url += prodURL + xa9500xlURL; + else url += prodURL + xc9500URL; + break; + case 2: url += marketURL; break; + case 3: url = supportURL; break; + case 4: url += educationURL; break; + case 5: url = buyURL; break; + case 6: url += contactURL; break; + case 7: url += searchURL; break; + default: url = rootURL; + } + + popWin(url); +} diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/unmapinputdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/unmapinputdoc.htm new file mode 100644 index 0000000..fe242d6 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/unmapinputdoc.htm @@ -0,0 +1,65 @@ + + + + + + + + + + +unmapinputdoc + + + + + + + + + + + + + + + + + + + + + + + + +

      Unmapped Inputs

      + +

      This page shows + input signals which were either not mapped or not + routed.

      + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/unmaplogicdoc.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/unmaplogicdoc.htm new file mode 100644 index 0000000..6371313 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/unmaplogicdoc.htm @@ -0,0 +1,68 @@ + + + + + + + + + + +unmaplogicdoc + + + + + + + + + + + + + + + + + + + + + + + + +

      Unmapped Logic

      + +

      This page shows those equations whose + logic was either not placed or not completely + placed in the specified device.

      + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/verboseview.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/verboseview.jpg new file mode 100644 index 0000000..819132e Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/verboseview.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/view.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/view.gif new file mode 100644 index 0000000..6167497 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/view.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/wait.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/wait.htm new file mode 100644 index 0000000..2b6486c --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/wait.htm @@ -0,0 +1,7 @@ + + + + + +

      Processing...

      + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500_logo.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500_logo.gif new file mode 100644 index 0000000..ad995ff Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500_logo.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500_logo.jpg new file mode 100644 index 0000000..a5c7128 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500xl_logo.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500xl_logo.gif new file mode 100644 index 0000000..d1549b3 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500xl_logo.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500xl_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500xl_logo.jpg new file mode 100644 index 0000000..ff4054a Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500xl_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500xv_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500xv_logo.jpg new file mode 100644 index 0000000..90ddb36 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xc9500xv_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xcenter.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xcenter.gif new file mode 100644 index 0000000..dcff6a3 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xcenter.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xlogo.gif b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xlogo.gif new file mode 100644 index 0000000..7694fae Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xlogo.gif differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml5.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml5.jpg new file mode 100644 index 0000000..8e7a8d7 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml5.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml6.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml6.jpg new file mode 100644 index 0000000..a2e0420 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml6.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml7.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml7.jpg new file mode 100644 index 0000000..5853ddb Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml7.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml8.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml8.jpg new file mode 100644 index 0000000..ffea08c Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/fit/xml8.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/acr2_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/acr2_logo.jpg new file mode 100644 index 0000000..f7f6626 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/acr2_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/blackBar.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/blackBar.jpg new file mode 100644 index 0000000..af8f6d6 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/blackBar.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/cpldBanner.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/cpldBanner.jpg new file mode 100644 index 0000000..7686e80 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/cpldBanner.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/cr2s_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/cr2s_logo.jpg new file mode 100644 index 0000000..ca81eb8 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/cr2s_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/fitterRpt.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/fitterRpt.jpg new file mode 100644 index 0000000..42de6ff Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/fitterRpt.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/logo.jpg new file mode 100644 index 0000000..dbc01d5 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/spacer.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/spacer.jpg new file mode 100644 index 0000000..d9a9aa5 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/spacer.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/timingRpt.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/timingRpt.jpg new file mode 100644 index 0000000..376924c Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/timingRpt.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/xa9500xl_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xa9500xl_logo.jpg new file mode 100644 index 0000000..dbc01d5 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xa9500xl_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/xbr_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xbr_logo.jpg new file mode 100644 index 0000000..f7f6626 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xbr_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/xc9500_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xc9500_logo.jpg new file mode 100644 index 0000000..86638a7 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xc9500_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/xc9500xl_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xc9500xl_logo.jpg new file mode 100644 index 0000000..dbc01d5 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xc9500xl_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/xc9500xv_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xc9500xv_logo.jpg new file mode 100644 index 0000000..ba2110d Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xc9500xv_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/images/xpla3_logo.jpg b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xpla3_logo.jpg new file mode 100644 index 0000000..3089121 Binary files /dev/null and b/Logic/LAN_IDE/LAN_IDE_CP_html/images/xpla3_logo.jpg differ diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/tim/cpldta_glossary.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/cpldta_glossary.htm new file mode 100644 index 0000000..3bb390e --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/cpldta_glossary.htm @@ -0,0 +1,250 @@ + + + + + + + + + + +CPLD Timing Analysis Glossary + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

      Introduction

      + +

      This report is the result of a static timing analysis of your design + after it has been fit in the device that you selected. The timing values + given represent the worst-case values over the recommended operating conditions + for the part.

      + +

      Overview

      + +

      The timing report consists of a series of sections:

      + +

      Summary

      + +

      This table summarizes the external timing parameters for your device, + including tPD, + tCO, + tSU, + tCYC, + and fSYSTEM. +  For a more + detailed description of the timing model for your device, please refer + to the application notes linked below.

      + +

      Timing Constraints

      + +

      This section reports on any timing constraints that you created for + your design. Timing constraints can be entered using the Constraints Editor + tool, or by editing an Implementation Constraints File directly. For more + information on creating timing constraints, see the Constraints Guide. +

      + +

      Note that if you + did not define any constraints for your design, then the timing analysis + software will automatically create a default set of constraints for you. + These include pad-to-pad, register-to-register, pad-to-register, and period + constraints. A constraint value of 0 ns + will be used for all of these automatically generated constraints. As + a result, all paths listed under each constraint will violate the constraint, + and will have a negative value for slack.

      + +

      Note also that to + limit the size of the report, each path endpoint involved in a timing + path will only be listed once, under a single constraint.  

      + +

      For each timing path listed under a constraint, there is a hyperlink + that can be used to open a window listing the individual internal delay + elements traversed in the path. To understand these delay elements, consult + the Definitions section below, or the following + application notes and white papers:

      + +

      XAPP375: Understanding + the CoolRunner-II + Timing Model

      + +

      WP122: + Using the CoolRunner + XPLA3 Timing Model

      + +

      XAPP071: Using + the XC9500 Timing Model

      + +

      XAPP111: Using + the XC9500XL Timing Model

      + +

      XAPP + 362: Using the XC9500XV Timing Model

      + +

      available in the literature section of www.xilinx.com. +

      + +

      Data Sheet Report

      + +

      This section of the report lists the external timing parameters for + your design. This includes; maximum external clock speed for each clock, + setup and hold times for each registered input, clock-to-output pad timing + for each registered output, clock to setup time for each register-to-register + timing path, and pad-to-pad time for each combinatorial path through your + design.

      + +

      Going Further

      + +

      To do more advanced timing analysis of your design, select the process + Analyze Post-Fit Static Timing + in iSE. This + will run Xilinx's + Timing Analyzer tool interactively.  The + Timing Analyzer provides a powerful, flexible, and easy way to perform + static timing analysis on FPGA + and CPLD designs. + With Timing Analyzer, analysis can be performed immediately after mapping, + placing or routing an FPGA + design, and after fitting and routing a CPLD + design.

      + +

      Timing Analyzer verifies that the delay along a given path or paths + meets specified timing requirements. It organizes and displays data that + allows you to analyze critical paths in a circuit, the cycle time of the + circuit, the delay along any specified path(s), + and the path with the greatest delay. It also provides a quick analysis + of the effect different speed grades have on the same design.  

      + +

      Timing Analyzer performs setup and hold checks (skew analysis). It works + with synchronous systems composed of synchronous elements and combinatorial + logic. In synchronous design, Timing Analyzer takes into account all path + delays, including clock-to-out and setup requirements, while calculating + the worst-case timing of the design.

      + +

      Timing Analyzer creates timing analysis reports based on existing timing + constraints or user specified paths within the program. Timing reports + have a hierarchical browser to quickly jump to different sections of the + reports. Timing paths in reports can be cross probed to synthesis tools + (Exemplar and Synplicity) + and Floorplanner. +

      + +

      There are several ways to issue commands in Timing Analyzer. Timing + Analyzer can be controlled through GUI + features (menu commands) or its comprehensive macro command language facility. + You can select from menus, click toolbar buttons, type keyboard commands + in the console window, and run macros.

      + +

      Definitions

      + +

      Pad to Pad (tPD) +

      + +

      Reports pad to pad paths that start at input pads and end at output + pads. The maximum external pad to pad delay.  Combinatorial + pad-to-pad paths begin at input pads, propagate through one or more levels + of combinatorial logic and end at output pads. Combinatorial paths also + trace through the enable inputs of 3-state controlled pads. Combinatorial + paths are not traced through clock, and asynchronous set and reset inputs + of registers. These paths are also broken at bidirectional pins

      + +

      Clock Pad to Output Pad (tCO) +

      + +

      The maximum external clock pad to output pad delay.  Reports + paths that start at input  pads + trace through clock inputs of  registers + and end at output pads. Paths are not traced through PRE/CLR +  inputs + of registers.  You + can directly specify tCO + for all registered output paths in your design using the Pad-to-Pad timespec. + Clock-Pad-to-Pad paths for global clocks begin at global clock pads, propagate + through global clock buffers, and propagate through the flip-flop Q + output and any number of levels of combinatorial logic and end at the + output pad. Clock-Pad-to-Pad paths for product term clock paths begin + at input pads, propagate through any number of logic levels feeding into + a clock product term, propagate through the flip-flop Q + output and any number of levels of combinatorial logic and end at the + output pad. Clock-Pad-to-Pad paths also trace through the enable inputs + of 3-state controlled pads.

      + +

      Setup to Clock at Pad (tSU + or tSUF)

      + +

      Reports external setup time of data  to + clock at pad. Data path starts at an input pad and ends at register  (Fast + Input Register for tSUF) + D/T  input. + Clock path starts at input pad and ends at the register clock input.  Paths + are not traced through registers. Pin-to-pin setup requirement is not + reported or guaranteed for product-term clocks derived from macrocell + feedback signals.

      + +

      The minimum required setup time for flip-flops.  You + can specify the tSU + (setup-to-clock) for all inputs in your design relative to a global clock + or product term clock. Each tSU + OFFSET timespec involves an input path and a clock path. Input paths start + at input pads, propagate through input buffers and any number of combinatorial + logic levels before ending at a flip-flop D/T input, including the receiving + flip-flop's tSU.  Input + paths are not traced through flip-flop clock pins, asynchronous set/reset + inputs or bidirectional I/O pins. Global clock paths start at global clock + pads, propagate through global clock buffers and end at the flip-flop + clock pin. Product term clock paths start at input pads, propagate through + a single level of logic implemented in a clock product term and end at + the flip-flop clock pin.

      + +

      Clock to Setup (tCYC)

      + +

      Register to register cycle time. Includes source register tCO and destination + register tSU.

      + +

      Note that when the + computed Maximum Clock Speed is limited by tCYC, it is computed assuming + that all registers are rising-edge sensitive.

      + +

      fSYSTEM

      + +

      Maximum clock operating frequency.  You + can specify the fSYSTEM (clock frequency or period) for all registered + paths in your design using a Register-to-Register timespec. Register-to-Register + paths begin at flip-flop clock inputs, propagate through the flip-flop + Q output and any number of levels of combinatorial logic and end at the + receiving flip-flop D/T input, including the receiving flip-flop's tSU. + When these flip-flops are clocked by the same clock, the delay on this + path is equivalent to the cycle time of the clock. Registered paths do + not propagate through clock, and asynchronous set and reset inputs of + registers as shown below. These paths are also broken at bidirectional + pins.

      + +

       

      + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/tim/cpldta_style.css b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/cpldta_style.css new file mode 100644 index 0000000..4b82019 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/cpldta_style.css @@ -0,0 +1,144 @@ + + + + +.cpldta_text_report_header { + font-style: normal; + font-weight: bold; + font-size: 25pt; + font-family: Arial, Helvetica, sans-serif; + text-align: center;} + +.cpldta_text_section_header { + font-style: normal; + font-weight: bold; + font-size: 15pt; + font-family: Arial, Helvetica, sans-serif; + text-align: center;} + +.cpldta_text_subsection_header { + font-style: normal; + font-weight: bold; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: left;} + + +.cpldta_warnings_header { + font-style: normal; + font-weight: normal; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: center; + background-color: #FFFFCC; } + + +.cpldta_text_normal { + font-style: normal; + font-weight: normal; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: left;} + + +.cpldta_text_normal_bold { + font-style: normal; + font-weight: bold; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: left;} + + +.cpldta_constraint_description_normal { + font-style: normal; + font-weight: normal; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: left;} +.cpldta_constraint_description_bold { + font-style: normal; + font-weight: bold; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: left;} + + +.cpldta_constraint_name { + font-style: normal; + font-weight: normal; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: left;} + + +.cpldta_constraint_name_error { + font-style: normal; + font-weight: normal; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: left; + background-color: #FFCCCC; } + + +.cpldta_time_value { + font-style: normal; + font-weight: normal; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: center;} + + +.cpldta_time_value_error { + font-style: normal; + font-weight: normal; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: center; + background-color: #FFCCCC; } + + +.cpldta_delaytable_header { + font-style: normal; + font-weight: bold; + font-size: 12pt; + font-family: Arial, Helvetica, sans-serif; + text-align: center; + background-color: #FFFFCC; } +.cpldta_constraint_header { + font-style: normal; + font-weight: bold; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: left; + background-color: #FFFFCC; } +.cpldta_time_header { + font-style: normal; + font-weight: bold; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: center; + background-color: #FFFFCC; } +.cpldta_text_caption { + font-style: normal; + font-weight: Bold; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: center;} + + +.cpldta_datasheet_pathname { + font-style: normal; + font-weight: normal; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: left;} +.cpldta_datasheet_time_value { + font-style: normal; + font-weight: normal; + font-size: 10pt; + font-family: Arial, Helvetica, sans-serif; + text-align: center;} + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/tim/genreport.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/genreport.htm new file mode 100644 index 0000000..43aca47 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/genreport.htm @@ -0,0 +1,17 @@ + + +Reports + + +; + + + + + + + +<body bgcolor="#FFFFFF" text="#000000"> +</body> + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/tim/leftnav.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/leftnav.htm new file mode 100644 index 0000000..e72761d --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/leftnav.htm @@ -0,0 +1,37 @@ + + +Timing Navigation + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      +
      Timing Report
      +
       Description
       Summary
       Constraints
       Definitions
        
      + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/tim/report.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/report.htm new file mode 100644 index 0000000..43aca47 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/report.htm @@ -0,0 +1,17 @@ + + +Reports + + +; + + + + + + + +<body bgcolor="#FFFFFF" text="#000000"> +</body> + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/tim/timing_report.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/timing_report.htm new file mode 100644 index 0000000..5039cfd --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/timing_report.htm @@ -0,0 +1,1534 @@ + + + + + + + +Timing report for LAN_IDE_CP + + + +

      Timing Report

      +
      Need help reading this report?

      + + + + + + + + + + + + + + + + + + +
      Design NameLAN_IDE_CP
      Device, Speed (SpeedFile Version)XC95144XL, -10 (3.0)
      Date Created Thu Dec 15 19:17:49 2016 +
      Created By Timing Report Generator: version P.68d
      Copyright Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
      +

      Summary

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Notes and Warnings
      Note: This design contains no timing constraints.
      Note: A default set of constraints using a delay of 0.000ns will be used for analysis.
      Possible asynchronous logic: Clock pin 'AUTO_CONFIG_DONE_CYCLE<1>.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_BASEADR<0>.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_BASEADR<4>.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_BASEADR<5>.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_ENABLE.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_BASEADR<1>.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_BASEADR<2>.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_BASEADR<3>.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_BASEADR<6>.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_BASEADR<7>.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'SHUT_UP<1>.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'ide.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'autoconfig.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_R.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'IDE_W.CLKF' has multiple original clock nets 'C1' 'C3'.
      Possible asynchronous logic: Clock pin 'ROM_OE.CLKF' has multiple original clock nets 'C1' 'C3'.

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Performance Summary
      Min. Clock Period14.000 ns.
      Max. Clock Frequency (fSYSTEM)71.429 MHz.
      Limited by Clock Pulse Width for C1
      Clock to Setup (tCYC)11.400 ns.
      Pad to Pad Delay (tPD)10.000 ns.
      Setup to Clock at the Pad (tSU)-4.200 ns.
      Clock Pad to Output Pad Delay (tCO)17.900 ns.
      +
      +

      Timing Constraints

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Constraint NameRequirement (ns)Delay (ns)PathsPaths Failing
      TS10000.00.000
      TS10010.00.000
      TS10020.00.000
      AUTO_TS_F2F0.011.45959
      AUTO_TS_P2P0.017.91111
      AUTO_TS_P2F0.013.9171171
      AUTO_TS_F2P0.04.033
      +
      +
      + +

      Constraint: TS1000

      + + + + + + + + +
      Description: PERIOD:PERIOD_C1:0.000 nS
      PathRequirement (ns)Delay (ns)Slack (ns)
      +
      +
      +
      +

      Constraint: TS1001

      + + + + + + + + +
      Description: PERIOD:PERIOD_C3:0.000 nS
      PathRequirement (ns)Delay (ns)Slack (ns)
      +
      +
      +
      +

      Constraint: TS1002

      + + + + + + + + +
      Description: PERIOD:PERIOD_AS:0.000 nS
      PathRequirement (ns)Delay (ns)Slack (ns)
      +
      +
      +
      +

      Constraint: AUTO_TS_F2F

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Description: MAXDELAY:FROM:FFS(*):TO:FFS(*):0.000 nS
      PathRequirement (ns)Delay (ns)Slack (ns)
      IDE_BASEADR<4>.Q to ide.D0.00011.400-11.400
      IDE_BASEADR<5>.Q to ide.D0.00011.400-11.400
      IDE_BASEADR<0>.Q to ide.D0.00011.000-11.000
      +
      +
      + +

      Constraint: AUTO_TS_P2P

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Description: MAXDELAY:FROM:PADS(*):TO:PADS(*):0.000 nS
      PathRequirement (ns)Delay (ns)Slack (ns)
      C1 to IDE_R0.00017.900-17.900
      C1 to IDE_W0.00017.900-17.900
      C1 to ROM_OE0.00017.900-17.900
      +
      +
      + +

      Constraint: AUTO_TS_P2F

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Description: MAXDELAY:FROM:PADS(*):TO:FFS(*):0.000 nS
      PathRequirement (ns)Delay (ns)Slack (ns)
      C1 to AUTO_CONFIG_DONE_CYCLE<1>.CLKF0.00013.900-13.900
      C1 to IDE_BASEADR<0>.CLKF0.00013.900-13.900
      C1 to IDE_BASEADR<1>.CLKF0.00013.900-13.900
      +
      +
      + +

      Constraint: AUTO_TS_F2P

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Description: MAXDELAY:FROM:FFS(*):TO:PADS(*):0.000 nS
      PathRequirement (ns)Delay (ns)Slack (ns)
      IDE_R.Q to IDE_R0.0004.000-4.000
      IDE_W.Q to IDE_W0.0004.000-4.000
      ROM_OE.Q to ROM_OE0.0004.000-4.000
      +
      +
      +
      Number of constraints not met: 4
      +
      + +

      Data Sheet Report

      + +

      Maximum External Clock Speeds

      + + + + + + + + + + + + + + + + + + + + + +
      ClockfEXT (MHz)Reason
      C171.429Limited by Clock Pulse Width for C1
      C371.429Limited by Clock Pulse Width for C3
      AS71.429Limited by Clock Pulse Width for AS
      +
      + +

      Setup/Hold Times for Clocks

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Setup/Hold Times for Clock C1
      Source PadSetup to clk (edge) Hold to clk (edge)
      A<16>-4.6009.100
      A<17>-4.6009.100
      A<18>-4.6009.100
      A<19>-5.6009.100
      A<1>-5.6009.100
      A<20>-4.2009.100
      A<21>-4.2009.100
      A<22>-4.6009.100
      A<23>-4.6009.100
      A<2>-5.6009.100
      A<3>-5.6009.100
      A<4>-5.6009.100
      A<5>-5.6009.100
      A<6>-5.6009.100
      AS-5.6009.100
      BERR-5.6009.100
      D<10>-5.6009.100
      D<11>-5.6009.100
      D<12>-5.6009.100
      D<13>-5.6009.100
      D<14>-5.6009.100
      D<15>-5.6009.100
      D<8>-5.6009.100
      D<9>-5.6009.100
      RESET-5.6009.100
      RW-5.6009.100
      UDS-5.6009.100

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Setup/Hold Times for Clock C3
      Source PadSetup to clk (edge) Hold to clk (edge)
      A<16>-4.6009.100
      A<17>-4.6009.100
      A<18>-4.6009.100
      A<19>-5.6009.100
      A<1>-5.6009.100
      A<20>-4.2009.100
      A<21>-4.2009.100
      A<22>-4.6009.100
      A<23>-4.6009.100
      A<2>-5.6009.100
      A<3>-5.6009.100
      A<4>-5.6009.100
      A<5>-5.6009.100
      A<6>-5.6009.100
      AS-5.6009.100
      BERR-5.6009.100
      D<10>-5.6009.100
      D<11>-5.6009.100
      D<12>-5.6009.100
      D<13>-5.6009.100
      D<14>-5.6009.100
      D<15>-5.6009.100
      D<8>-5.6009.100
      D<9>-5.6009.100
      RESET-5.6009.100
      RW-5.6009.100
      UDS-5.6009.100

      +
      + +

      Clock to Pad Timing

      + + + + + + + + + + + + + + + + + + +
      Clock C1 to Pad
      Destination PadClock (edge) to Pad
      IDE_R17.900
      IDE_W17.900
      ROM_OE17.900

      + + + + + + + + + + + + + + + + + + +
      Clock C3 to Pad
      Destination PadClock (edge) to Pad
      IDE_R17.900
      IDE_W17.900
      ROM_OE17.900

      +
      + +

      Clock to Setup Times for Clocks

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Clock to Setup for clock C1
      SourceDestinationDelay
      IDE_BASEADR<4>.Qide.D11.400
      IDE_BASEADR<5>.Qide.D11.400
      IDE_BASEADR<0>.Qide.D11.000
      IDE_BASEADR<1>.Qide.D11.000
      IDE_BASEADR<2>.Qide.D11.000
      IDE_BASEADR<6>.Qide.D11.000
      IDE_BASEADR<7>.Qide.D11.000
      AUTO_CONFIG_DONE_CYCLE<1>.QAUTO_CONFIG_DONE_CYCLE<1>.D10.000
      IDE_BASEADR<0>.QIDE_BASEADR<0>.D10.000
      IDE_BASEADR<1>.QIDE_BASEADR<1>.D10.000
      IDE_BASEADR<2>.QIDE_BASEADR<2>.D10.000
      IDE_BASEADR<3>.QIDE_BASEADR<3>.D10.000
      IDE_BASEADR<3>.Qide.D10.000
      IDE_BASEADR<4>.QIDE_BASEADR<4>.D10.000
      IDE_BASEADR<5>.QIDE_BASEADR<5>.D10.000
      IDE_BASEADR<6>.QIDE_BASEADR<6>.D10.000
      IDE_BASEADR<7>.QIDE_BASEADR<7>.D10.000
      IDE_ENABLE.QIDE_ENABLE.D10.000
      IDE_ENABLE.QIDE_R.D10.000
      IDE_ENABLE.QROM_OE.D10.000
      SHUT_UP<1>.QSHUT_UP<1>.D10.000
      SHUT_UP<1>.Qide.D10.000
      autoconfig.QAUTO_CONFIG_DONE_CYCLE<1>.D10.000
      autoconfig.QIDE_BASEADR<0>.D10.000
      autoconfig.QIDE_BASEADR<1>.D10.000
      autoconfig.QIDE_BASEADR<2>.D10.000
      autoconfig.QIDE_BASEADR<3>.D10.000
      autoconfig.QIDE_BASEADR<4>.D10.000
      autoconfig.QIDE_BASEADR<5>.D10.000
      autoconfig.QIDE_BASEADR<6>.D10.000
      autoconfig.QIDE_BASEADR<7>.D10.000
      autoconfig.QSHUT_UP<1>.D10.000
      ide.QIDE_ENABLE.D10.000
      ide.QIDE_R.D10.000
      ide.QIDE_W.D10.000
      ide.QROM_OE.D10.000

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Clock to Setup for clock C3
      SourceDestinationDelay
      IDE_BASEADR<4>.Qide.D11.400
      IDE_BASEADR<5>.Qide.D11.400
      IDE_BASEADR<0>.Qide.D11.000
      IDE_BASEADR<1>.Qide.D11.000
      IDE_BASEADR<2>.Qide.D11.000
      IDE_BASEADR<6>.Qide.D11.000
      IDE_BASEADR<7>.Qide.D11.000
      AUTO_CONFIG_DONE_CYCLE<1>.QAUTO_CONFIG_DONE_CYCLE<1>.D10.000
      IDE_BASEADR<0>.QIDE_BASEADR<0>.D10.000
      IDE_BASEADR<1>.QIDE_BASEADR<1>.D10.000
      IDE_BASEADR<2>.QIDE_BASEADR<2>.D10.000
      IDE_BASEADR<3>.QIDE_BASEADR<3>.D10.000
      IDE_BASEADR<3>.Qide.D10.000
      IDE_BASEADR<4>.QIDE_BASEADR<4>.D10.000
      IDE_BASEADR<5>.QIDE_BASEADR<5>.D10.000
      IDE_BASEADR<6>.QIDE_BASEADR<6>.D10.000
      IDE_BASEADR<7>.QIDE_BASEADR<7>.D10.000
      IDE_ENABLE.QIDE_ENABLE.D10.000
      IDE_ENABLE.QIDE_R.D10.000
      IDE_ENABLE.QROM_OE.D10.000
      SHUT_UP<1>.QSHUT_UP<1>.D10.000
      SHUT_UP<1>.Qide.D10.000
      autoconfig.QAUTO_CONFIG_DONE_CYCLE<1>.D10.000
      autoconfig.QIDE_BASEADR<0>.D10.000
      autoconfig.QIDE_BASEADR<1>.D10.000
      autoconfig.QIDE_BASEADR<2>.D10.000
      autoconfig.QIDE_BASEADR<3>.D10.000
      autoconfig.QIDE_BASEADR<4>.D10.000
      autoconfig.QIDE_BASEADR<5>.D10.000
      autoconfig.QIDE_BASEADR<6>.D10.000
      autoconfig.QIDE_BASEADR<7>.D10.000
      autoconfig.QSHUT_UP<1>.D10.000
      ide.QIDE_ENABLE.D10.000
      ide.QIDE_R.D10.000
      ide.QIDE_W.D10.000
      ide.QROM_OE.D10.000

      +
      + +

      Pad to Pad List

      + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      Source PadDestination PadDelay
      A<10>IDE_A<1>10.000
      A<11>IDE_A<2>10.000
      A<12>IDE_CS<0>10.000
      A<13>IDE_CS<1>10.000
      A<9>IDE_A<0>10.000
      +
      +
      +
      Number of paths analyzed: +244 +
      Number of Timing errors: +244 +
      Analysis Completed: Thu Dec 15 19:17:49 2016 + +
      + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/tim/toc.css b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/toc.css new file mode 100644 index 0000000..29af0e1 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/toc.css @@ -0,0 +1,36 @@ +.HEADING { + font-size: 15px; + font-family: Arial, Geneva, Verdana, Helvetica; + font-weight: bold; color: #000000; + text-align: normal; + margin-left: 0px; } +.Fitting { + font-size: 11px; + font-family: Arial, Geneva, Verdana, Helvetica; + font-weight: bold; color: #000000; + text-align: normal; + margin-left: 0px; } +.SECONDARY-NAV { + font-size: 11px; + font-family: Arial, Geneva, Verdana, Helvetica; + font-weight: bold; color: #FFFFFF; + margin-left: 0px; + text-decoration: none; ; + list-style-type: disc ; + list-style-position: inside } +.Timing { + font-size: 11px; + font-family: Arial, Geneva, Verdana, Helvetica; + font-weight: bold; color: #333333; + margin-left: 0px; + text-decoration: none; ; + list-style-type: disc ; + list-style-position: inside } +.Timing-Error { + font-size: 11px; + font-family: Arial, Geneva, Verdana, Helvetica; + font-weight: bold; color: #990000; + margin-left: 0px; + text-decoration: none; ; + list-style-type: disc ; + list-style-position: inside } diff --git a/Logic/LAN_IDE/LAN_IDE_CP_html/tim/topnav.htm b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/topnav.htm new file mode 100644 index 0000000..00e11b8 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_html/tim/topnav.htm @@ -0,0 +1,31 @@ + + +CPLD Reports Banner + + + + + + + + + + + + + + +
       
      + + + + +   
      + + + + + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_ngdbuild.xrpt b/Logic/LAN_IDE/LAN_IDE_CP_ngdbuild.xrpt new file mode 100644 index 0000000..e8a8d37 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_ngdbuild.xrpt @@ -0,0 +1,113 @@ + + + + + + +
      + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      + + + + + + + + + + + + + + + + +
      +
      + +
      + + + + +
      +
      + +
      + + + + + +
      +
      + + + + + + + + + + + + + + + + + +
      +
      + + + + + + + + + + + + + + +
      +
      +
      +
      + + + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_pad.csv b/Logic/LAN_IDE/LAN_IDE_CP_pad.csv new file mode 100644 index 0000000..853bd5c --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_pad.csv @@ -0,0 +1,173 @@ +Release 8.1i - Fit P.68d +Copyright(c) 1995-2003 Xilinx Inc. All rights reserved + +12-15-2016 7:48PM + +NOTE: This file is designed to be imported into a spreadsheet program +such as Microsoft Excel for viewing, printing and sorting. The comma ',' +character is used as the data field separator. +This file is also designed to support parsing. + +Input file: LAN_IDE_CP.ngd +output file: LAN_IDE_CP_pad.csv +Part type: xc95144xl +Speed grade: -10 +Package: tq144 + +Pinout by Pin Number: + +-----,-----,-----,-----,-----,-----,-----,-----,-----,-----, +Pin Number,Signal Name,Pin Usage,Pin Name,Direction,IO Standard,IO Bank Number,{blank},Slew Rate,Termination,{blank},Voltage,Constraint, +P1,VCC,,VCCIO,,,,,,,,,, +P2,D<0>,O,I/O/GTS3,OUTPUT,,,,,,,,, +P3,TIE,,I/O/GTS4,,,,,,,,,, +P4,TIE,,I/O,,,,,,,,,, +P5,TIE,,I/O/GTS1,,,,,,,,,, +P6,TIE,,I/O/GTS2,,,,,,,,,, +P7,TIE,,I/O,,,,,,,,,, +P8,VCC,,VCCINT,,,,,,,,,, +P9,TIE,,I/O,,,,,,,,,, +P10,TIE,,I/O,,,,,,,,,, +P11,TIE,,I/O,,,,,,,,,, +P12,TIE,,I/O,,,,,,,,,, +P13,TIE,,I/O,,,,,,,,,, +P14,D<6>,O,I/O,OUTPUT,,,,,,,,, +P15,D<3>,O,I/O,OUTPUT,,,,,,,,, +P16,D<7>,O,I/O,OUTPUT,,,,,,,,, +P17,D<1>,O,I/O,OUTPUT,,,,,,,,, +P18,GND,,GND,,,,,,,,,, +P19,D<8>,I/O,I/O,BIDIR,,,,,,,,, +P20,D<5>,O,I/O,OUTPUT,,,,,,,,, +P21,D<4>,O,I/O,OUTPUT,,,,,,,,, +P22,IDE_CS<0>,O,I/O,OUTPUT,,,,,,,,, +P23,IDE_CS<1>,O,I/O,OUTPUT,,,,,,,,, +P24,IDE_A<0>,O,I/O,OUTPUT,,,,,,,,, +P25,IDE_A<2>,O,I/O,OUTPUT,,,,,,,,, +P26,IDE_A<1>,O,I/O,OUTPUT,,,,,,,,, +P27,IDE_R,O,I/O,OUTPUT,,,,,,,,, +P28,IDE_W,O,I/O,OUTPUT,,,,,,,,, +P29,GND,,GND,,,,,,,,,, +P30,TIE,,I/O/GCK1,,,,,,,,,, +P31,TIE,,I/O,,,,,,,,,, +P32,TIE,,I/O/GCK2,,,,,,,,,, +P33,TIE,,I/O,,,,,,,,,, +P34,TIE,,I/O,,,,,,,,,, +P35,ROM_OE,O,I/O,OUTPUT,,,,,,,,, +P36,GND,,GND,,,,,,,,,, +P37,VCC,,VCCIO,,,,,,,,,, +P38,TIE,,I/O/GCK3,,,,,,,,,, +P39,D<2>,O,I/O,OUTPUT,,,,,,,,, +P40,D<9>,I/O,I/O,BIDIR,,,,,,,,, +P41,D<10>,I/O,I/O,BIDIR,,,,,,,,, +P42,VCC,,VCCINT,,,,,,,,,, +P43,D<11>,I/O,I/O,BIDIR,,,,,,,,, +P44,D<12>,I/O,I/O,BIDIR,,,,,,,,, +P45,D<13>,I/O,I/O,BIDIR,,,,,,,,, +P46,D<14>,I/O,I/O,BIDIR,,,,,,,,, +P47,GND,,GND,,,,,,,,,, +P48,D<15>,I/O,I/O,BIDIR,,,,,,,,, +P49,A<5>,I,I/O,INPUT,,,,,,,,, +P50,A<4>,I,I/O,INPUT,,,,,,,,, +P51,A<6>,I,I/O,INPUT,,,,,,,,, +P52,A<3>,I,I/O,INPUT,,,,,,,,, +P53,TIE,,I/O,,,,,,,,,, +P54,A<2>,I,I/O,INPUT,,,,,,,,, +P55,VCC,,VCCIO,,,,,,,,,, +P56,TIE,,I/O,,,,,,,,,, +P57,A<1>,I,I/O,INPUT,,,,,,,,, +P58,A<9>,I,I/O,INPUT,,,,,,,,, +P59,A<10>,I,I/O,INPUT,,,,,,,,, +P60,A<11>,I,I/O,INPUT,,,,,,,,, +P61,A<12>,I,I/O,INPUT,,,,,,,,, +P62,GND,,GND,,,,,,,,,, +P63,TDI,,TDI,,,,,,,,,, +P64,A<13>,I,I/O,INPUT,,,,,,,,, +P65,TMS,,TMS,,,,,,,,,, +P66,TIE,,I/O,,,,,,,,,, +P67,TCK,,TCK,,,,,,,,,, +P68,ROM_B<0>,O,I/O,OUTPUT,,,,,,,,, +P69,ROM_B<1>,O,I/O,OUTPUT,,,,,,,,, +P70,TIE,,I/O,,,,,,,,,, +P71,TIE,,I/O,,,,,,,,,, +P72,GND,,GND,,,,,,,,,, +P73,VCC,,VCCIO,,,,,,,,,, +P74,TIE,,I/O,,,,,,,,,, +P75,AUTOBOOT_OFF,I,I/O,INPUT,,,,,,,,, +P76,TIE,,I/O,,,,,,,,,, +P77,TIE,,I/O,,,,,,,,,, +P78,TIE,,I/O,,,,,,,,,, +P79,TIE,,I/O,,,,,,,,,, +P80,AS,I,I/O,INPUT,,,,,,,,, +P81,UDS,I,I/O,INPUT,,,,,,,,, +P82,TIE,,I/O,,,,,,,,,, +P83,RW,I,I/O,INPUT,,,,,,,,, +P84,VCC,,VCCINT,,,,,,,,,, +P85,DTACK,O,I/O,OUTPUT,,,,,,,,, +P86,A<23>,I,I/O,INPUT,,,,,,,,, +P87,A<22>,I,I/O,INPUT,,,,,,,,, +P88,A<21>,I,I/O,INPUT,,,,,,,,, +P89,GND,,GND,,,,,,,,,, +P90,GND,,GND,,,,,,,,,, +P91,A<20>,I,I/O,INPUT,,,,,,,,, +P92,A<19>,I,I/O,INPUT,,,,,,,,, +P93,TIE,,I/O,,,,,,,,,, +P94,A<18>,I,I/O,INPUT,,,,,,,,, +P95,A<17>,I,I/O,INPUT,,,,,,,,, +P96,TIE,,I/O,,,,,,,,,, +P97,A<16>,I,I/O,INPUT,,,,,,,,, +P98,BERR,I,I/O,INPUT,,,,,,,,, +P99,GND,,GND,,,,,,,,,, +P100,TIE,,I/O,,,,,,,,,, +P101,TIE,,I/O,,,,,,,,,, +P102,C3,I,I/O,INPUT,,,,,,,,, +P103,C1,I,I/O,INPUT,,,,,,,,, +P104,TIE,,I/O,,,,,,,,,, +P105,TIE,,I/O,,,,,,,,,, +P106,TIE,,I/O,,,,,,,,,, +P107,TIE,,I/O,,,,,,,,,, +P108,GND,,GND,,,,,,,,,, +P109,VCC,,VCCIO,,,,,,,,,, +P110,TIE,,I/O,,,,,,,,,, +P111,TIE,,I/O,,,,,,,,,, +P112,TIE,,I/O,,,,,,,,,, +P113,TIE,,I/O,,,,,,,,,, +P114,GND,,GND,,,,,,,,,, +P115,TIE,,I/O,,,,,,,,,, +P116,TIE,,I/O,,,,,,,,,, +P117,TIE,,I/O,,,,,,,,,, +P118,TIE,,I/O,,,,,,,,,, +P119,TIE,,I/O,,,,,,,,,, +P120,TIE,,I/O,,,,,,,,,, +P121,TIE,,I/O,,,,,,,,,, +P122,TDO,,TDO,,,,,,,,,, +P123,GND,,GND,,,,,,,,,, +P124,TIE,,I/O,,,,,,,,,, +P125,TIE,,I/O,,,,,,,,,, +P126,TIE,,I/O,,,,,,,,,, +P127,VCC,,VCCIO,,,,,,,,,, +P128,TIE,,I/O,,,,,,,,,, +P129,TIE,,I/O,,,,,,,,,, +P130,TIE,,I/O,,,,,,,,,, +P131,TIE,,I/O,,,,,,,,,, +P132,TIE,,I/O,,,,,,,,,, +P133,TIE,,I/O,,,,,,,,,, +P134,TIE,,I/O,,,,,,,,,, +P135,TIE,,I/O,,,,,,,,,, +P136,TIE,,I/O,,,,,,,,,, +P137,TIE,,I/O,,,,,,,,,, +P138,TIE,,I/O,,,,,,,,,, +P139,TIE,,I/O,,,,,,,,,, +P140,TIE,,I/O,,,,,,,,,, +P141,VCC,,VCCINT,,,,,,,,,, +P142,TIE,,I/O,,,,,,,,,, +P143,RESET,GSR/I,I/O/GSR,,,,,,,,,, +P144,GND,,GND,,,,,,,,,, + +To preserve the pinout above for future design iterations in +Project Navigator simply execute the (Lock Pins) process +located under the (Implement Design) process in a toolbox named +(Optional Implementation Tools) or invoke PIN2UCF from the +command line. The location constraints will be written into your +specified UCF file + + diff --git a/Logic/LAN_IDE/LAN_IDE_CP_summary.html b/Logic/LAN_IDE/LAN_IDE_CP_summary.html index 5a64987..2288606 100644 --- a/Logic/LAN_IDE/LAN_IDE_CP_summary.html +++ b/Logic/LAN_IDE/LAN_IDE_CP_summary.html @@ -2,7 +2,7 @@ - + @@ -13,18 +13,19 @@ - + - + - + @@ -41,7 +42,10 @@ - + @@ -61,9 +65,9 @@ - - - + + +
      LAN_IDE_CP Project Status
      LAN_IDE_CP Project Status (12/15/2016 - 19:48:52)
      Project File: LAN_IDE.xiseModule Name: LAN_IDE_CP Implementation State:NewFitted
      Target Device: xc95144xl-10TQ144
      • Errors:
        +No Errors
      Product Version:ISE 14.6
      • Warnings:
       72 Warnings (52 new)
      Design Goal:
      Environment:  + +System Settings +
      • Final Timing Score:
        
      Detailed Reports [-]
      Report NameStatusGenerated ErrorsWarningsInfos
      Synthesis Report     
      Translation Report     
      CPLD Fitter Report (Text)     
      Synthesis ReportCurrentDo 15. Dez 19:48:23 2016052 Warnings (52 new)0
      Translation ReportCurrentDo 15. Dez 19:48:31 2016020 Warnings (0 new)0
      CPLD Fitter Report (Text)CurrentDo 15. Dez 19:48:44 2016067 Warnings (5 new)1 Info (1 new)
      Power Report     
       
      @@ -73,5 +77,5 @@
      -
      Date Generated: 12/13/2016 - 22:08:30
      +
      Date Generated: 12/15/2016 - 19:48:52
      \ No newline at end of file diff --git a/Logic/LAN_IDE/LAN_IDE_CP_vhdl.prj b/Logic/LAN_IDE/LAN_IDE_CP_vhdl.prj new file mode 100644 index 0000000..80b06c6 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_vhdl.prj @@ -0,0 +1 @@ +vhdl work "C:\Users\Matze\Amiga\Hardwarehacks\Zorro-LAN-IDE\Logic\LAN_IDE\LAN_IDE_CP.vhd" diff --git a/Logic/LAN_IDE/LAN_IDE_CP_xst.xrpt b/Logic/LAN_IDE/LAN_IDE_CP_xst.xrpt new file mode 100644 index 0000000..985d946 --- /dev/null +++ b/Logic/LAN_IDE/LAN_IDE_CP_xst.xrpt @@ -0,0 +1,142 @@ + + + + + + +
      + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      + + + + + + + + + + + + + + + + +
      +
      +
      + + + + + + + + + + + + + + + + + + + + + + + +
      +
      + + + + + + + + + + + + + +
      +
      +
      +
      +
      +
      +
      +
      +
      + + + + + +
      +
      + +
      +
      + + + + + + + + + + + + + + + + + + + +
      +
      +
      + + + +
      + + + diff --git a/Logic/LAN_IDE/_ngo/netlist.lst b/Logic/LAN_IDE/_ngo/netlist.lst new file mode 100644 index 0000000..0aeed87 --- /dev/null +++ b/Logic/LAN_IDE/_ngo/netlist.lst @@ -0,0 +1,2 @@ +C:\Users\Matze\Amiga\Hardwarehacks\Zorro-LAN-IDE\Logic\LAN_IDE\LAN_IDE_CP.ngc 1481827703 +OK diff --git a/Logic/LAN_IDE/_pace.ucf b/Logic/LAN_IDE/_pace.ucf new file mode 100644 index 0000000..4253454 --- /dev/null +++ b/Logic/LAN_IDE/_pace.ucf @@ -0,0 +1,68 @@ +#PACE: Start of Constraints generated by PACE + +#PACE: Start of PACE I/O Pin Assignments +NET "A<10>" LOC = "P59" ; +NET "A<11>" LOC = "P60" ; +NET "A<12>" LOC = "P61" ; +NET "A<13>" LOC = "P64" ; +NET "A<14>" LOC = "P66" ; +NET "A<15>" LOC = "P74" ; +NET "A<16>" LOC = "P97" ; +NET "A<17>" LOC = "P95" ; +NET "A<18>" LOC = "P94" ; +NET "A<19>" LOC = "P92" ; +NET "A<1>" LOC = "P57" ; +NET "A<20>" LOC = "P91" ; +NET "A<21>" LOC = "P88" ; +NET "A<22>" LOC = "P87" ; +NET "A<23>" LOC = "P86" ; +NET "A<2>" LOC = "P54" ; +NET "A<3>" LOC = "P52" ; +NET "A<4>" LOC = "P50" ; +NET "A<5>" LOC = "P49" ; +NET "A<6>" LOC = "P51" ; +NET "A<7>" LOC = "P53" ; +NET "A<8>" LOC = "P56" ; +NET "A<9>" LOC = "P58" ; +NET "AS" LOC = "P80" ; +NET "AUTOBOOT_OFF" LOC = "P75" ; +NET "BERR" LOC = "P98" ; +NET "C1" LOC = "P103" ; +NET "C3" LOC = "P102" ; +NET "CFIN" LOC = "P104" ; +NET "CFOUT" LOC = "P105" ; +NET "D<0>" LOC = "P2" ; +NET "D<10>" LOC = "P41" ; +NET "D<11>" LOC = "P43" ; +NET "D<12>" LOC = "P44" ; +NET "D<13>" LOC = "P45" ; +NET "D<14>" LOC = "P46" ; +NET "D<15>" LOC = "P48" ; +NET "D<1>" LOC = "P17" ; +NET "D<2>" LOC = "P39" ; +NET "D<3>" LOC = "P15" ; +NET "D<4>" LOC = "P21" ; +NET "D<5>" LOC = "P20" ; +NET "D<6>" LOC = "P14" ; +NET "D<7>" LOC = "P16" ; +NET "D<8>" LOC = "P19" ; +NET "D<9>" LOC = "P40" ; +NET "DS0" LOC = "P93" ; +NET "DS1" LOC = "P78" ; +NET "DTACK" LOC = "P85" ; +NET "FCS" LOC = "P77" ; +NET "LAN_EN" LOC = "P76" ; +NET "LDS" LOC = "P82" ; +NET "MTACK" LOC = "P96" ; +NET "MTCR" LOC = "P101" ; +NET "OVR" LOC = "P100" ; +NET "OWN" LOC = "P107" ; +NET "SLAVE" LOC = "P106" ; +NET "UDS" LOC = "P81" ; +NET "Z3" LOC = "P79" ; + +#PACE: Start of PACE Area Constraints + +#PACE: Start of PACE Prohibit Constraints + +#PACE: End of Constraints generated by PACE diff --git a/Logic/LAN_IDE/_xmsgs/cpldfit.xmsgs b/Logic/LAN_IDE/_xmsgs/cpldfit.xmsgs new file mode 100644 index 0000000..043fd08 --- /dev/null +++ b/Logic/LAN_IDE/_xmsgs/cpldfit.xmsgs @@ -0,0 +1,213 @@ + + + +Unable to retrieve the path to the iSE Project Repository. Will use the default filename of 'LAN_IDE_CP.ise'. + + +Inferring BUFG constraint for signal 'CLK_EXT' based upon the LOC constraint 'P30'. It is recommended that you declare this BUFG explicitedly in your design. Note that for certain device families the output of a BUFG constraint can not drive a gated clock, and the BUFG constraint will be ignored. + + +The output buffer 'SLAVE_OBUF' is missing an input and will be deleted. + + +The output buffer 'OWN_OBUF' is missing an input and will be deleted. + + +The output buffer 'OVR_OBUF' is missing an input and will be deleted. + + +The output buffer 'MTACK_OBUF' is missing an input and will be deleted. + + +The output buffer 'LAN_WRH_OBUF' is missing an input and will be deleted. + + +The output buffer 'LAN_RD_OBUF' is missing an input and will be deleted. + + +The output buffer 'LAN_EN_OBUF' is missing an input and will be deleted. + + +The output buffer 'LAN_CS_OBUF' is missing an input and will be deleted. + + +The output buffer 'LAN_CFG<4>_OBUF' is missing an input and will be deleted. + + +The output buffer 'LAN_CFG<3>_OBUF' is missing an input and will be deleted. + + +The output buffer 'LAN_CFG<2>_OBUF' is missing an input and will be deleted. + + +The output buffer 'LAN_CFG<1>_OBUF' is missing an input and will be deleted. + + +The output buffer 'INT_OUT_OBUF' is missing an input and will be deleted. + + +The output buffer 'CP_WE_OBUF' is missing an input and will be deleted. + + +The output buffer 'CP_RD_OBUF' is missing an input and will be deleted. + + +The output buffer 'CP_CS_OBUF' is missing an input and will be deleted. + + +The output buffer 'CFOUT_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<9>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<8>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<7>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<6>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<5>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<4>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<3>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<2>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<1>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<13>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<12>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<11>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<10>_OBUF' is missing an input and will be deleted. + + +The output buffer 'A_LAN<0>_OBUF' is missing an input and will be deleted. + + +Removing unused input(s) 'A<14>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'A<15>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'A<7>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'A<8>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'CFIN'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'CLK_EXT'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'CP_IRQ'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<0>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<10>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<11>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<12>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<13>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<14>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<15>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<1>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<2>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<3>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<4>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<5>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<6>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<7>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<8>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DQ<9>'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DS0'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'DS1'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'FCS'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'IDE_WAIT'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'LAN_INT'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'LDS'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'MTCR'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Removing unused input(s) 'Z3'. The input(s) are unused after optimization. Please verify functionality via simulation. + + +Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<12> to allow all signals assigned to this function block to be placed. + + +Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<14> to allow all signals assigned to this function block to be placed. + + +Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<13> to allow all signals assigned to this function block to be placed. + + +Unable to map all desired signals into function block, FB3, because too many function block product terms are required. Buffering output signal D<15> to allow all signals assigned to this function block to be placed. + + + + diff --git a/Logic/LAN_IDE/_xmsgs/hprep6.xmsgs b/Logic/LAN_IDE/_xmsgs/hprep6.xmsgs new file mode 100644 index 0000000..f84336a --- /dev/null +++ b/Logic/LAN_IDE/_xmsgs/hprep6.xmsgs @@ -0,0 +1,9 @@ + + + + + diff --git a/Logic/LAN_IDE/_xmsgs/ngdbuild.xmsgs b/Logic/LAN_IDE/_xmsgs/ngdbuild.xmsgs new file mode 100644 index 0000000..d581cd4 --- /dev/null +++ b/Logic/LAN_IDE/_xmsgs/ngdbuild.xmsgs @@ -0,0 +1,69 @@ + + + +bidirect pad net 'DQ<0>' has no legal driver + + +bidirect pad net 'DQ<1>' has no legal driver + + +bidirect pad net 'DQ<2>' has no legal driver + + +bidirect pad net 'DQ<3>' has no legal driver + + +bidirect pad net 'DQ<4>' has no legal driver + + +bidirect pad net 'DQ<10>' has no legal driver + + +bidirect pad net 'DQ<5>' has no legal driver + + +bidirect pad net 'DQ<11>' has no legal driver + + +bidirect pad net 'DQ<6>' has no legal driver + + +bidirect pad net 'DQ<12>' has no legal driver + + +bidirect pad net 'DQ<7>' has no legal driver + + +bidirect pad net 'DQ<13>' has no legal driver + + +bidirect pad net 'DQ<8>' has no legal driver + + +bidirect pad net 'DQ<14>' has no legal driver + + +bidirect pad net 'DQ<9>' has no legal driver + + +bidirect pad net 'DQ<15>' has no legal driver + + +bidirect pad net 'A<14>' has no legal driver + + +bidirect pad net 'A<15>' has no legal driver + + +bidirect pad net 'A<7>' has no legal driver + + +bidirect pad net 'A<8>' has no legal driver + + + + diff --git a/Logic/LAN_IDE/_xmsgs/taengine.xmsgs b/Logic/LAN_IDE/_xmsgs/taengine.xmsgs new file mode 100644 index 0000000..f84336a --- /dev/null +++ b/Logic/LAN_IDE/_xmsgs/taengine.xmsgs @@ -0,0 +1,9 @@ + + + + + diff --git a/Logic/LAN_IDE/_xmsgs/tsim.xmsgs b/Logic/LAN_IDE/_xmsgs/tsim.xmsgs new file mode 100644 index 0000000..f84336a --- /dev/null +++ b/Logic/LAN_IDE/_xmsgs/tsim.xmsgs @@ -0,0 +1,9 @@ + + + + + diff --git a/Logic/LAN_IDE/_xmsgs/xst.xmsgs b/Logic/LAN_IDE/_xmsgs/xst.xmsgs new file mode 100644 index 0000000..280b83c --- /dev/null +++ b/Logic/LAN_IDE/_xmsgs/xst.xmsgs @@ -0,0 +1,165 @@ + + + +Inout <DQ<0>> is never assigned. + + +Output <SLAVE> is never assigned. + + +Input <IDE_WAIT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Inout <DQ<1>> is never assigned. + + +Input <LDS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Output <LAN_CS> is never assigned. + + +Inout <DQ<2>> is never assigned. + + +Output <LAN_EN> is never assigned. + + +Inout <DQ<3>> is never assigned. + + +Inout <DQ<4>> is never assigned. + + +Inout <DQ<10>> is never assigned. + + +Inout <DQ<5>> is never assigned. + + +Inout <DQ<11>> is never assigned. + + +Inout <DQ<6>> is never assigned. + + +Inout <DQ<12>> is never assigned. + + +Output <CFOUT> is never assigned. + + +Inout <DQ<7>> is never assigned. + + +Inout <DQ<13>> is never assigned. + + +Output <LAN_WRH> is never assigned. + + +Input <DS0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Input <DS1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Inout <DQ<8>> is never assigned. + + +Inout <DQ<14>> is never assigned. + + +Input <FCS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Inout <DQ<9>> is never assigned. + + +Inout <DQ<15>> is never assigned. + + +Output <CP_CS> is never assigned. + + +Output <LAN_CFG> is never assigned. + + +Output <MTACK> is never assigned. + + +Input <LAN_INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Output <INT_OUT> is never assigned. + + +Output <LAN_RD> is never assigned. + + +Inout <A<14>> is never assigned. + + +Inout <A<15>> is never assigned. + + +Input <CP_IRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Output <CP_RD> is never assigned. + + +Input <Z3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Inout <A<7>> is never assigned. + + +Inout <A<8>> is never assigned. + + +Output <CP_WE> is never assigned. + + +Input <CFIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Input <CLK_EXT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Output <OVR> is never assigned. + + +Output <OWN> is never assigned. + + +Input <MTCR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. + + +Output <A_LAN> is never assigned. + + +Signal <SHUT_UP<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process. + + +Signal <SHUT_UP<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process. + + +Signal <LAN_BASEADR> is assigned but never used. This unconnected signal will be trimmed during the optimization process. + + +Signal <DTACK_S> is never used or assigned. This unconnected signal will be trimmed during the optimization process. + + +Signal <CP_BASEADR> is assigned but never used. This unconnected signal will be trimmed during the optimization process. + + +Signal <AS_D> is never used or assigned. This unconnected signal will be trimmed during the optimization process. + + + + diff --git a/Logic/LAN_IDE/iseconfig/LAN_IDE_CP.xreport b/Logic/LAN_IDE/iseconfig/LAN_IDE_CP.xreport index fd3309e..bb55510 100644 --- a/Logic/LAN_IDE/iseconfig/LAN_IDE_CP.xreport +++ b/Logic/LAN_IDE/iseconfig/LAN_IDE_CP.xreport @@ -1,11 +1,11 @@
      - 2016-12-13T22:08:30 + 2016-12-15T18:39:52 LAN_IDE_CP Unknown C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/iseconfig/LAN_IDE_CP.xreport - C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE + C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE\ 2016-12-13T22:08:29 false
      diff --git a/Logic/LAN_IDE/pepExtractor.prj b/Logic/LAN_IDE/pepExtractor.prj new file mode 100644 index 0000000..30d69dc --- /dev/null +++ b/Logic/LAN_IDE/pepExtractor.prj @@ -0,0 +1 @@ +work "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.vhd" diff --git a/Logic/LAN_IDE/pinlist.lfp b/Logic/LAN_IDE/pinlist.lfp new file mode 100644 index 0000000..0fdeeb5 --- /dev/null +++ b/Logic/LAN_IDE/pinlist.lfp @@ -0,0 +1,93 @@ +# begin LFP file C:\Users\Matze\Amiga\Hardwarehacks\Zorro-LAN-IDE\Logic\LAN_IDE\pinlist.lfp +designfile LAN_IDE_CP.vhd +parttype xc95144xl-tq144-10 +bus_delimiter 0; +set_busdelim_onsave 1; +IO_GROUP "A" ; +IO_GROUP "D" ; +IO_GROUP "DQ" ; +IO_GROUP "A_LAN" ; +IO_GROUP "ROM_B" ; +IO_GROUP "IDE_A" ; +IO_GROUP "IDE_CS" ; +IO_GROUP "LAN_CFG" ; +NET "A<23>" IO_GROUP="A" ; +NET "A<22>" IO_GROUP="A" ; +NET "A<21>" IO_GROUP="A" ; +NET "A<20>" IO_GROUP="A" ; +NET "A<19>" IO_GROUP="A" ; +NET "A<18>" IO_GROUP="A" ; +NET "A<17>" IO_GROUP="A" ; +NET "A<16>" IO_GROUP="A" ; +NET "A<15>" IO_GROUP="A" ; +NET "A<14>" IO_GROUP="A" ; +NET "A<13>" IO_GROUP="A" ; +NET "A<12>" IO_GROUP="A" ; +NET "A<11>" IO_GROUP="A" ; +NET "A<10>" IO_GROUP="A" ; +NET "A<9>" IO_GROUP="A" ; +NET "A<8>" IO_GROUP="A" ; +NET "A<7>" IO_GROUP="A" ; +NET "A<6>" IO_GROUP="A" ; +NET "A<5>" IO_GROUP="A" ; +NET "A<4>" IO_GROUP="A" ; +NET "A<3>" IO_GROUP="A" ; +NET "A<2>" IO_GROUP="A" ; +NET "A<1>" IO_GROUP="A" ; +NET "D<15>" IO_GROUP="D" ; +NET "D<14>" IO_GROUP="D" ; +NET "D<13>" IO_GROUP="D" ; +NET "D<12>" IO_GROUP="D" ; +NET "D<11>" IO_GROUP="D" ; +NET "D<10>" IO_GROUP="D" ; +NET "D<9>" IO_GROUP="D" ; +NET "D<8>" IO_GROUP="D" ; +NET "D<7>" IO_GROUP="D" ; +NET "D<6>" IO_GROUP="D" ; +NET "D<5>" IO_GROUP="D" ; +NET "D<4>" IO_GROUP="D" ; +NET "D<3>" IO_GROUP="D" ; +NET "D<2>" IO_GROUP="D" ; +NET "D<1>" IO_GROUP="D" ; +NET "D<0>" IO_GROUP="D" ; +NET "DQ<15>" IO_GROUP="DQ" ; +NET "DQ<14>" IO_GROUP="DQ" ; +NET "DQ<13>" IO_GROUP="DQ" ; +NET "DQ<12>" IO_GROUP="DQ" ; +NET "DQ<11>" IO_GROUP="DQ" ; +NET "DQ<10>" IO_GROUP="DQ" ; +NET "DQ<9>" IO_GROUP="DQ" ; +NET "DQ<8>" IO_GROUP="DQ" ; +NET "DQ<7>" IO_GROUP="DQ" ; +NET "DQ<6>" IO_GROUP="DQ" ; +NET "DQ<5>" IO_GROUP="DQ" ; +NET "DQ<4>" IO_GROUP="DQ" ; +NET "DQ<3>" IO_GROUP="DQ" ; +NET "DQ<2>" IO_GROUP="DQ" ; +NET "DQ<1>" IO_GROUP="DQ" ; +NET "DQ<0>" IO_GROUP="DQ" ; +NET "A_LAN<13>" IO_GROUP="A_LAN" ; +NET "A_LAN<12>" IO_GROUP="A_LAN" ; +NET "A_LAN<11>" IO_GROUP="A_LAN" ; +NET "A_LAN<10>" IO_GROUP="A_LAN" ; +NET "A_LAN<9>" IO_GROUP="A_LAN" ; +NET "A_LAN<8>" IO_GROUP="A_LAN" ; +NET "A_LAN<7>" IO_GROUP="A_LAN" ; +NET "A_LAN<6>" IO_GROUP="A_LAN" ; +NET "A_LAN<5>" IO_GROUP="A_LAN" ; +NET "A_LAN<4>" IO_GROUP="A_LAN" ; +NET "A_LAN<3>" IO_GROUP="A_LAN" ; +NET "A_LAN<2>" IO_GROUP="A_LAN" ; +NET "A_LAN<1>" IO_GROUP="A_LAN" ; +NET "A_LAN<0>" IO_GROUP="A_LAN" ; +NET "ROM_B<1>" IO_GROUP="ROM_B" ; +NET "ROM_B<0>" IO_GROUP="ROM_B" ; +NET "IDE_A<2>" IO_GROUP="IDE_A" ; +NET "IDE_A<1>" IO_GROUP="IDE_A" ; +NET "IDE_A<0>" IO_GROUP="IDE_A" ; +NET "IDE_CS<1>" IO_GROUP="IDE_CS" ; +NET "IDE_CS<0>" IO_GROUP="IDE_CS" ; +NET "LAN_CFG<4>" IO_GROUP="LAN_CFG" ; +NET "LAN_CFG<3>" IO_GROUP="LAN_CFG" ; +NET "LAN_CFG<2>" IO_GROUP="LAN_CFG" ; +NET "LAN_CFG<1>" IO_GROUP="LAN_CFG" ; diff --git a/Logic/LAN_IDE/pinlist.ucf b/Logic/LAN_IDE/pinlist.ucf new file mode 100644 index 0000000..92a4910 --- /dev/null +++ b/Logic/LAN_IDE/pinlist.ucf @@ -0,0 +1,125 @@ +#PACE: Start of Constraints generated by PACE + +#PACE: Start of PACE I/O Pin Assignments +NET "A<10>" LOC = "P59" ; +NET "A<11>" LOC = "P60" ; +NET "A<12>" LOC = "P61" ; +NET "A<13>" LOC = "P64" ; +NET "A<14>" LOC = "P66" ; +NET "A<15>" LOC = "P74" ; +NET "A<16>" LOC = "P97" ; +NET "A<17>" LOC = "P95" ; +NET "A<18>" LOC = "P94" ; +NET "A<19>" LOC = "P92" ; +NET "A<1>" LOC = "P57" ; +NET "A<20>" LOC = "P91" ; +NET "A<21>" LOC = "P88" ; +NET "A<22>" LOC = "P87" ; +NET "A<23>" LOC = "P86" ; +NET "A<2>" LOC = "P54" ; +NET "A<3>" LOC = "P52" ; +NET "A<4>" LOC = "P50" ; +NET "A<5>" LOC = "P49" ; +NET "A<6>" LOC = "P51" ; +NET "A<7>" LOC = "P53" ; +NET "A<8>" LOC = "P56" ; +NET "A<9>" LOC = "P58" ; +NET "A_LAN<0>" LOC = "P4" ; +NET "A_LAN<10>" LOC = "P138" ; +NET "A_LAN<11>" LOC = "P139" ; +NET "A_LAN<12>" LOC = "P137" ; +NET "A_LAN<13>" LOC = "P136" ; +NET "A_LAN<1>" LOC = "P3" ; +NET "A_LAN<2>" LOC = "P6" ; +NET "A_LAN<3>" LOC = "P5" ; +NET "A_LAN<4>" LOC = "P9" ; +NET "A_LAN<5>" LOC = "P7" ; +NET "A_LAN<6>" LOC = "P11" ; +NET "A_LAN<7>" LOC = "P10" ; +NET "A_LAN<8>" LOC = "P140" ; +NET "A_LAN<9>" LOC = "P142" ; +NET "AS" LOC = "P80" ; +NET "AUTOBOOT_OFF" LOC = "P75" ; +NET "BERR" LOC = "P98" ; +NET "C1" LOC = "P103" ; +NET "C3" LOC = "P102" ; +NET "CFIN" LOC = "P104" ; +NET "CFOUT" LOC = "P105" ; +NET "CLK_EXT" LOC = "P30" ; +NET "CP_CS" LOC = "P34" ; +NET "CP_IRQ" LOC = "P31" ; +NET "CP_RD" LOC = "P71" ; +NET "CP_WE" LOC = "P70" ; +NET "D<0>" LOC = "P2" ; +NET "D<10>" LOC = "P41" ; +NET "D<11>" LOC = "P43" ; +NET "D<12>" LOC = "P44" ; +NET "D<13>" LOC = "P45" ; +NET "D<14>" LOC = "P46" ; +NET "D<15>" LOC = "P48" ; +NET "D<1>" LOC = "P17" ; +NET "D<2>" LOC = "P39" ; +NET "D<3>" LOC = "P15" ; +NET "D<4>" LOC = "P21" ; +NET "D<5>" LOC = "P20" ; +NET "D<6>" LOC = "P14" ; +NET "D<7>" LOC = "P16" ; +NET "D<8>" LOC = "P19" ; +NET "D<9>" LOC = "P40" ; +NET "DQ<0>" LOC = "P118" ; +NET "DQ<10>" LOC = "P129" ; +NET "DQ<11>" LOC = "P115" ; +NET "DQ<12>" LOC = "P130" ; +NET "DQ<13>" LOC = "P113" ; +NET "DQ<14>" LOC = "P131" ; +NET "DQ<15>" LOC = "P112" ; +NET "DQ<1>" LOC = "P117" ; +NET "DQ<2>" LOC = "P120" ; +NET "DQ<3>" LOC = "P119" ; +NET "DQ<4>" LOC = "P124" ; +NET "DQ<5>" LOC = "P121" ; +NET "DQ<6>" LOC = "P126" ; +NET "DQ<7>" LOC = "P125" ; +NET "DQ<8>" LOC = "P128" ; +NET "DQ<9>" LOC = "P116" ; +NET "DS0" LOC = "P93" ; +NET "DS1" LOC = "P78" ; +NET "DTACK" LOC = "P85" ; +NET "FCS" LOC = "P77" ; +NET "IDE_A<0>" LOC = "P24" ; +NET "IDE_A<1>" LOC = "P26" ; +NET "IDE_A<2>" LOC = "P25" ; +NET "IDE_CS<0>" LOC = "P22" ; +NET "IDE_CS<1>" LOC = "P23" ; +NET "IDE_R" LOC = "P27" ; +NET "IDE_W" LOC = "P28" ; +NET "IDE_WAIT" LOC = "P33" ; +NET "INT_OUT" LOC = "P32" ; +NET "LAN_CFG<1>" LOC = "P12" ; +NET "LAN_CFG<2>" LOC = "P135" ; +NET "LAN_CFG<3>" LOC = "P13" ; +NET "LAN_CFG<4>" LOC = "P110" ; +NET "LAN_CS" LOC = "P133" ; +NET "LAN_EN" LOC = "P76" ; +NET "LAN_INT" LOC = "P111" ; +NET "LAN_RD" LOC = "P134" ; +NET "LAN_WRH" LOC = "P132" ; +NET "LDS" LOC = "P82" ; +NET "MTACK" LOC = "P96" ; +NET "MTCR" LOC = "P101" ; +NET "OVR" LOC = "P100" ; +NET "OWN" LOC = "P107" ; +NET "RESET" LOC = "P143" ; +NET "ROM_B<0>" LOC = "P68" ; +NET "ROM_B<1>" LOC = "P69" ; +NET "ROM_OE" LOC = "P35" ; +NET "RW" LOC = "P83" ; +NET "SLAVE" LOC = "P106" ; +NET "UDS" LOC = "P81" ; +NET "Z3" LOC = "P79" ; + +#PACE: Start of PACE Area Constraints + +#PACE: Start of PACE Prohibit Constraints + +#PACE: End of Constraints generated by PACE diff --git a/Logic/LAN_IDE/tmperr.err b/Logic/LAN_IDE/tmperr.err new file mode 100644 index 0000000..e69de29 diff --git a/Logic/LAN_IDE/webtalk_pn.xml b/Logic/LAN_IDE/webtalk_pn.xml new file mode 100644 index 0000000..a41706b --- /dev/null +++ b/Logic/LAN_IDE/webtalk_pn.xml @@ -0,0 +1,43 @@ + + + + +
      + + + + +
      +
      + + + + + + + + + + + + + + + + + + + + + + + + + + + +
      +
      +
      diff --git a/Logic/LAN_IDE/xlnx_auto_0_xdb/cst.xbcd b/Logic/LAN_IDE/xlnx_auto_0_xdb/cst.xbcd new file mode 100644 index 0000000..424eb09 Binary files /dev/null and b/Logic/LAN_IDE/xlnx_auto_0_xdb/cst.xbcd differ diff --git a/Logic/LAN_IDE/xst/work/hdllib.ref b/Logic/LAN_IDE/xst/work/hdllib.ref new file mode 100644 index 0000000..6fe7301 --- /dev/null +++ b/Logic/LAN_IDE/xst/work/hdllib.ref @@ -0,0 +1,2 @@ +AR lan_ide_cp behavioral C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.vhd sub00/vhpl01 1481827697 +EN lan_ide_cp NULL C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.vhd sub00/vhpl00 1481827696 diff --git a/Logic/LAN_IDE/xst/work/hdpdeps.ref b/Logic/LAN_IDE/xst/work/hdpdeps.ref new file mode 100644 index 0000000..df0b9ab --- /dev/null +++ b/Logic/LAN_IDE/xst/work/hdpdeps.ref @@ -0,0 +1,8 @@ +V3 3 +FL C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.vhd 2016/12/15.19:48:14 P.68d +EN work/LAN_IDE_CP 1481827696 \ + FL C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.vhd \ + PB ieee/std_logic_1164 1370735607 +AR work/LAN_IDE_CP/Behavioral 1481827697 \ + FL C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.vhd \ + EN work/LAN_IDE_CP 1481827696 diff --git a/Logic/LAN_IDE/xst/work/sub00/vhpl00.vho b/Logic/LAN_IDE/xst/work/sub00/vhpl00.vho new file mode 100644 index 0000000..486e580 Binary files /dev/null and b/Logic/LAN_IDE/xst/work/sub00/vhpl00.vho differ diff --git a/Logic/LAN_IDE/xst/work/sub00/vhpl01.vho b/Logic/LAN_IDE/xst/work/sub00/vhpl01.vho new file mode 100644 index 0000000..e03cb44 Binary files /dev/null and b/Logic/LAN_IDE/xst/work/sub00/vhpl01.vho differ