| ********** Mapped Logic ********** |
| $OpTx$FX_DC$126 <= (LDS AND UDS); |
| $OpTx$FX_DC$127 <= (lan_adr AND lan_adr_sw); |
| $OpTx$FX_DC$129 <= (RW AND NOT AS); |
|
$OpTx$FX_DC$137 <= ((NOT LAN_RST_SM_FSM_FFd1)
OR (LAN_RST_SM_FSM_FFd2 AND NOT LAN_RST_SM_FSM_FFd3)); |
| $OpTx$FX_DC$141 <= (CP_CS AND NOT $OpTx$FX_DC$127); |
|
$OpTx$FX_DC$152 <= ((D_and0000/D_and0000_D2)
OR (ide AND $OpTx$FX_DC$129 AND $OpTx$FX_DC$141)); |
|
$OpTx$FX_DC$153 <= ((DQ_and0000/DQ_and0000_D2)
OR (NOT RW AND NOT AS AND $OpTx$FX_DC$127 AND NOT DQ_and0001/DQ_and0001_D2)); |
|
$OpTx$FX_DC$154 <= ($OpTx$FX_DC$127 AND NOT D_and0000/D_and0000_D2 AND
$OpTx$FX_DC$129); |
|
$OpTx$FX_DC$156 <= (NOT RW AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(1) AND NOT AS AND
NOT AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND A(6) AND autoconfig AND DS_D AND NOT $OpTx$FX_DC$126); |
|
$OpTx$FX_DC$157 <= (NOT RW AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(1) AND NOT AS AND
NOT AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(0) AND A(3) AND A(6) AND autoconfig AND DS_D AND NOT $OpTx$FX_DC$126); |
|
$OpTx$FX_DC$158 <= (NOT RW AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(1) AND NOT AS AND
AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND A(6) AND autoconfig AND DS_D AND NOT $OpTx$FX_DC$126); |
|
$OpTx$FX_DC$159 <= ((NOT DQ_and0000/DQ_and0000_D2 AND
DQ_and0001/DQ_and0001_D2) OR (NOT RW AND NOT AS AND $OpTx$FX_DC$127 AND NOT DQ_and0000/DQ_and0000_D2)); |
| $OpTx$FX_DC$160 <= (NOT AS AND autoconfig AND NOT $OpTx$FX_DC$126); |
| $OpTx$FX_DC$172 <= (NOT RW AND lan_adr AND A(15) AND NOT $OpTx$FX_DC$126); |
| $OpTx$FX_DC$174 <= (NOT AS AND RESET); |
|
$OpTx$FX_DC$180 <= ((NOT RW AND NOT A(5) AND NOT A(4) AND A(2) AND NOT A(1) AND NOT AS AND A(3) AND
A(6) AND autoconfig AND DS_D AND NOT $OpTx$FX_DC$126) OR (NOT RW AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT AS AND A(3) AND A(6) AND autoconfig AND DS_D AND CFOUT AND NOT $OpTx$FX_DC$126)); |
| $OpTx$FX_DC$195 <= (NOT A(4) AND A(2) AND A(1)); |
|
$OpTx$FX_DC$206 <= ((SHUT_UP(2))
OR (IDE_BASEADR(0) AND NOT A(16)) OR (NOT IDE_BASEADR(0) AND A(16)) OR (IDE_BASEADR(1) AND NOT A(17)) OR (NOT IDE_BASEADR(1) AND A(17)) OR (NOT IDE_BASEADR(2) AND A(18)) OR (SHUT_UP(1).EXP) OR (IDE_BASEADR(2) AND NOT A(18)) OR (IDE_BASEADR(3) AND NOT A(19)) OR (NOT IDE_BASEADR(3) AND A(19)) OR (IDE_BASEADR(6) AND NOT A(22)) OR (NOT IDE_BASEADR(6) AND A(22)) OR (IDE_BASEADR(4) AND NOT A(20)) OR (NOT IDE_BASEADR(4) AND A(20)) OR (IDE_BASEADR(5) AND NOT A(21)) OR (NOT IDE_BASEADR(5) AND A(21))); |
|
$OpTx$FX_SC$167 <= ((NOT D_and0000/D_and0000_D2 AND NOT $OpTx$FX_DC$129)
OR (NOT ide AND NOT D_and0000/D_and0000_D2 AND $OpTx$FX_DC$141)); |
| FDCPE_AUTO_CONFIG_DONE0: FDCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_CYCLE(0),SHUT_UP(2)/SHUT_UP(2)_CLKF,NOT RESET,'0',AS); |
| FDCPE_AUTO_CONFIG_DONE1: FDCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_CYCLE(1),SHUT_UP(2)/SHUT_UP(2)_CLKF,NOT RESET,'0',AS); |
|
FDCPE_AUTO_CONFIG_DONE_CYCLE0: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(0),AUTO_CONFIG_DONE_CYCLE_D(0),SHUT_UP(2)/SHUT_UP(2)_CLKF,NOT RESET,'0');
AUTO_CONFIG_DONE_CYCLE_D(0) <= ((NOT AUTO_CONFIG_DONE_CYCLE(0) AND NOT $OpTx$FX_DC$180) OR (NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE_CYCLE(0) AND NOT AUTOBOOT_OFF) OR (NOT RW AND NOT A(5) AND NOT A(4) AND A(2) AND NOT A(1) AND NOT AS AND AUTO_CONFIG_DONE_CYCLE(0) AND A(3) AND A(6) AND autoconfig AND DS_D AND NOT $OpTx$FX_DC$126) OR (NOT RW AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT AS AND NOT AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE_CYCLE(0) AND A(3) AND A(6) AND autoconfig AND DS_D AND NOT AUTOBOOT_OFF AND NOT $OpTx$FX_DC$126)); |
|
FDCPE_AUTO_CONFIG_DONE_CYCLE1: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(1),AUTO_CONFIG_DONE_CYCLE_D(1),SHUT_UP(2)/SHUT_UP(2)_CLKF,NOT RESET,'0');
AUTO_CONFIG_DONE_CYCLE_D(1) <= ((NOT RW AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(1) AND NOT AS AND NOT AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND A(6) AND autoconfig AND DS_D AND NOT $OpTx$FX_DC$126) OR (NOT AUTO_CONFIG_DONE_CYCLE(1) AND NOT $OpTx$FX_DC$180) OR (A(2) AND NOT AUTO_CONFIG_DONE_CYCLE(0) AND NOT AUTO_CONFIG_DONE_CYCLE(1)) OR (NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE_CYCLE(1)) OR (NOT RW AND NOT A(5) AND NOT A(4) AND A(2) AND NOT A(1) AND NOT AS AND AUTO_CONFIG_DONE_CYCLE(0) AND AUTO_CONFIG_DONE_CYCLE(1) AND A(3) AND A(6) AND autoconfig AND DS_D AND NOT $OpTx$FX_DC$126)); |
|
A_LAN(0) <= NOT ((NOT A(1) AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137)); |
|
A_LAN(1) <= NOT ((NOT A(2) AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137)); |
|
A_LAN(2) <= NOT (((NOT A(2) AND NOT CP_CS AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137) OR (NOT A(3) AND CP_CS AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137))); |
|
A_LAN(3) <= ((A(4) AND CP_CS AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137) OR (A(3) AND NOT CP_CS AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137)); |
|
A_LAN(4) <= NOT (((NOT A(5) AND CP_CS AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137) OR (NOT A(4) AND NOT CP_CS AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137))); |
|
A_LAN(5) <= NOT (((NOT A(5) AND NOT CP_CS AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137) OR (NOT A(6) AND CP_CS AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137))); |
|
A_LAN(6) <= ((NOT $OpTx$FX_DC$137)
OR (A(7) AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2)); |
|
A_LAN(7) <= NOT ((NOT A(8) AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137)); |
|
A_LAN(8) <= NOT ((NOT A(9) AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137)); |
|
A_LAN(9) <= NOT ((NOT A(10) AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137)); |
|
A_LAN(10) <= NOT ((NOT A(11) AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137)); |
|
A_LAN(11) <= NOT ((NOT A(12) AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137)); |
|
A_LAN(12) <= NOT ((NOT A(13) AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137)); |
|
A_LAN(13) <= NOT ((NOT A(14) AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137)); |
|
A_LAN_9_or0001/A_LAN_9_or0001_D2 <= ((LAN_RST_SM_FSM_FFd2 AND NOT LAN_RST_SM_FSM_FFd1)
OR (LAN_RST_SM_FSM_FFd3 AND NOT LAN_RST_SM_FSM_FFd1)); |
| CFOUT <= NOT ((AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(0))); |
|
FDCPE_CP_BASEADR0: FDCPE port map (CP_BASEADR(0),CP_BASEADR_D(0),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
CP_BASEADR_D(0) <= ((D(8).PIN AND $OpTx$FX_DC$157) OR (CP_BASEADR(0) AND NOT $OpTx$FX_DC$157)); |
|
FDCPE_CP_BASEADR1: FDCPE port map (CP_BASEADR(1),CP_BASEADR_D(1),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
CP_BASEADR_D(1) <= ((D(9).PIN AND $OpTx$FX_DC$157) OR (CP_BASEADR(1) AND NOT $OpTx$FX_DC$157)); |
|
FDCPE_CP_BASEADR2: FDCPE port map (CP_BASEADR(2),CP_BASEADR_D(2),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
CP_BASEADR_D(2) <= ((D(10).PIN AND $OpTx$FX_DC$157) OR (CP_BASEADR(2) AND NOT $OpTx$FX_DC$157)); |
|
FDCPE_CP_BASEADR3: FDCPE port map (CP_BASEADR(3),CP_BASEADR_D(3),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
CP_BASEADR_D(3) <= ((D(11).PIN AND $OpTx$FX_DC$157) OR (CP_BASEADR(3) AND NOT $OpTx$FX_DC$157)); |
|
FDCPE_CP_BASEADR4: FDCPE port map (CP_BASEADR(4),CP_BASEADR_D(4),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
CP_BASEADR_D(4) <= ((D(12).PIN AND $OpTx$FX_DC$157) OR (CP_BASEADR(4) AND NOT $OpTx$FX_DC$157)); |
|
FDCPE_CP_BASEADR5: FDCPE port map (CP_BASEADR(5),CP_BASEADR_D(5),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
CP_BASEADR_D(5) <= ((D(13).PIN AND $OpTx$FX_DC$157) OR (CP_BASEADR(5) AND NOT $OpTx$FX_DC$157)); |
|
FDCPE_CP_BASEADR6: FDCPE port map (CP_BASEADR(6),CP_BASEADR_D(6),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
CP_BASEADR_D(6) <= ((D(14).PIN AND $OpTx$FX_DC$157) OR (CP_BASEADR(6) AND NOT $OpTx$FX_DC$157)); |
|
FDCPE_CP_BASEADR7: FDCPE port map (CP_BASEADR(7),CP_BASEADR_D(7),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
CP_BASEADR_D(7) <= ((D(15).PIN AND $OpTx$FX_DC$157) OR (CP_BASEADR(7) AND NOT $OpTx$FX_DC$157)); |
|
FDCPE_CP_CS: FDCPE port map (CP_CS,CP_CS_D,NOT AS,'0',NOT lancp/lancp_RSTF);
CP_CS_D <= (cp_and0001/cp_and0001_D2 AND NOT cp_and0000/cp_and0000_D2 AND NOT cp_and0002/cp_and0002_D2); |
| CP_RD <= NOT ((NOT AS AND NOT CP_RD_S)); |
|
FDCPE_CP_RD_S: FDCPE port map (CP_RD_S,CP_RD_S_D,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0','0');
CP_RD_S_D <= (RW AND NOT CP_CS AND NOT $OpTx$FX_DC$126); |
| CP_WE <= NOT ((NOT AS AND NOT CP_WE_S AND CP_WE_QUIRK)); |
| FDCPE_CP_WE_QUIRK: FDCPE port map (CP_WE_QUIRK,CP_WE_S,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0','0'); |
|
FDCPE_CP_WE_S: FDCPE port map (CP_WE_S,CP_WE_S_D,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0','0');
CP_WE_S_D <= (NOT RW AND NOT CP_CS AND NOT $OpTx$FX_DC$126); |
|
D_I(0) <= NOT (((NOT DQ(0).PIN AND NOT $OpTx$FX_SC$167 AND NOT $OpTx$FX_DC$154)
OR (NOT DQ(8).PIN AND NOT $OpTx$FX_SC$167 AND $OpTx$FX_DC$154))); D(0) <= D_I(0) when D_OE(0) = '1' else 'Z'; D_OE(0) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(1) <= NOT (((NOT DQ(1).PIN AND NOT $OpTx$FX_SC$167 AND NOT $OpTx$FX_DC$154)
OR (NOT DQ(9).PIN AND NOT $OpTx$FX_SC$167 AND $OpTx$FX_DC$154))); D(1) <= D_I(1) when D_OE(1) = '1' else 'Z'; D_OE(1) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(2) <= NOT (((NOT DQ(2).PIN AND NOT $OpTx$FX_SC$167 AND NOT $OpTx$FX_DC$154)
OR (NOT DQ(10).PIN AND NOT $OpTx$FX_SC$167 AND $OpTx$FX_DC$154))); D(2) <= D_I(2) when D_OE(2) = '1' else 'Z'; D_OE(2) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(3) <= NOT (((NOT DQ(3).PIN AND NOT $OpTx$FX_SC$167 AND NOT $OpTx$FX_DC$154)
OR (NOT DQ(11).PIN AND NOT $OpTx$FX_SC$167 AND $OpTx$FX_DC$154))); D(3) <= D_I(3) when D_OE(3) = '1' else 'Z'; D_OE(3) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(4) <= NOT (((NOT DQ(4).PIN AND NOT $OpTx$FX_SC$167 AND NOT $OpTx$FX_DC$154)
OR (NOT DQ(12).PIN AND NOT $OpTx$FX_SC$167 AND $OpTx$FX_DC$154))); D(4) <= D_I(4) when D_OE(4) = '1' else 'Z'; D_OE(4) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(5) <= NOT (((NOT DQ(5).PIN AND NOT $OpTx$FX_SC$167 AND NOT $OpTx$FX_DC$154)
OR (NOT DQ(13).PIN AND NOT $OpTx$FX_SC$167 AND $OpTx$FX_DC$154))); D(5) <= D_I(5) when D_OE(5) = '1' else 'Z'; D_OE(5) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(6) <= NOT (((NOT DQ(6).PIN AND NOT $OpTx$FX_SC$167 AND NOT $OpTx$FX_DC$154)
OR (NOT DQ(14).PIN AND NOT $OpTx$FX_SC$167 AND $OpTx$FX_DC$154))); D(6) <= D_I(6) when D_OE(6) = '1' else 'Z'; D_OE(6) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(7) <= NOT (((NOT DQ(7).PIN AND NOT $OpTx$FX_SC$167 AND NOT $OpTx$FX_DC$154)
OR (NOT DQ(15).PIN AND NOT $OpTx$FX_SC$167 AND $OpTx$FX_DC$154))); D(7) <= D_I(7) when D_OE(7) = '1' else 'Z'; D_OE(7) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(8) <= NOT (((NOT DQ(8).PIN AND $OpTx$FX_DC$152)
OR (NOT DQ(0).PIN AND NOT D_and0000/D_and0000_D2 AND $OpTx$FX_DC$129 AND NOT $OpTx$FX_DC$141))); D(8) <= D_I(8) when D_OE(8) = '1' else 'Z'; D_OE(8) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(9) <= NOT (((NOT DQ(9).PIN AND $OpTx$FX_DC$152)
OR (NOT DQ(1).PIN AND NOT D_and0000/D_and0000_D2 AND $OpTx$FX_DC$129 AND NOT $OpTx$FX_DC$141))); D(9) <= D_I(9) when D_OE(9) = '1' else 'Z'; D_OE(9) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(10) <= NOT (((NOT DQ(10).PIN AND $OpTx$FX_DC$152)
OR (NOT DQ(2).PIN AND NOT D_and0000/D_and0000_D2 AND $OpTx$FX_DC$129 AND NOT $OpTx$FX_DC$141))); D(10) <= D_I(10) when D_OE(10) = '1' else 'Z'; D_OE(10) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(11) <= NOT (((NOT DQ(11).PIN AND $OpTx$FX_DC$152)
OR (NOT DQ(3).PIN AND NOT D_and0000/D_and0000_D2 AND $OpTx$FX_DC$129 AND NOT $OpTx$FX_DC$141))); D(11) <= D_I(11) when D_OE(11) = '1' else 'Z'; D_OE(11) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(12) <= ((Dout1(0) AND $OpTx$FX_SC$167)
OR (DQ(12).PIN AND $OpTx$FX_DC$152) OR (DQ(4).PIN AND NOT D_and0000/D_and0000_D2 AND $OpTx$FX_DC$129 AND NOT $OpTx$FX_DC$141)); D(12) <= D_I(12) when D_OE(12) = '1' else 'Z'; D_OE(12) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(13) <= ((Dout1(1) AND $OpTx$FX_SC$167)
OR (DQ(13).PIN AND $OpTx$FX_DC$152) OR (DQ(5).PIN AND NOT D_and0000/D_and0000_D2 AND $OpTx$FX_DC$129 AND NOT $OpTx$FX_DC$141)); D(13) <= D_I(13) when D_OE(13) = '1' else 'Z'; D_OE(13) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(14) <= ((Dout1(2) AND $OpTx$FX_SC$167)
OR (DQ(14).PIN AND $OpTx$FX_DC$152) OR (DQ(6).PIN AND NOT D_and0000/D_and0000_D2 AND $OpTx$FX_DC$129 AND NOT $OpTx$FX_DC$141)); D(14) <= D_I(14) when D_OE(14) = '1' else 'Z'; D_OE(14) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
D_I(15) <= ((Dout1(3) AND $OpTx$FX_SC$167)
OR (DQ(15).PIN AND $OpTx$FX_DC$152) OR (DQ(7).PIN AND NOT D_and0000/D_and0000_D2 AND $OpTx$FX_DC$129 AND NOT $OpTx$FX_DC$141)); D(15) <= D_I(15) when D_OE(15) = '1' else 'Z'; D_OE(15) <= NOT D_9_IOBUFE/D_9_IOBUFE_TRST; |
|
DQ_I(0) <= ((D(8).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND $OpTx$FX_DC$159) OR (D(0).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$159)); DQ(0) <= DQ_I(0) when DQ_OE(0) = '1' else 'Z'; DQ_OE(0) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(1) <= ((D(9).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND $OpTx$FX_DC$159) OR (D(1).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$159)); DQ(1) <= DQ_I(1) when DQ_OE(1) = '1' else 'Z'; DQ_OE(1) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(2) <= ((D(10).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND $OpTx$FX_DC$159) OR (D(2).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$159)); DQ(2) <= DQ_I(2) when DQ_OE(2) = '1' else 'Z'; DQ_OE(2) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(3) <= ((D(11).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND $OpTx$FX_DC$159) OR (D(3).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$159)); DQ(3) <= DQ_I(3) when DQ_OE(3) = '1' else 'Z'; DQ_OE(3) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(4) <= ((A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137) OR (D(12).PIN AND $OpTx$FX_DC$137 AND $OpTx$FX_DC$159) OR (D(4).PIN AND $OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$159)); DQ(4) <= DQ_I(4) when DQ_OE(4) = '1' else 'Z'; DQ_OE(4) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(5) <= ((D(13).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND $OpTx$FX_DC$159) OR (D(5).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$159)); DQ(5) <= DQ_I(5) when DQ_OE(5) = '1' else 'Z'; DQ_OE(5) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(6) <= ((D(14).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND $OpTx$FX_DC$159) OR (D(6).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$159)); DQ(6) <= DQ_I(6) when DQ_OE(6) = '1' else 'Z'; DQ_OE(6) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(7) <= ((D(15).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND $OpTx$FX_DC$159) OR (D(7).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$159)); DQ(7) <= DQ_I(7) when DQ_OE(7) = '1' else 'Z'; DQ_OE(7) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(8) <= NOT (((NOT $OpTx$FX_DC$137)
OR (NOT D(8).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND NOT $OpTx$FX_DC$153) OR (NOT D(0).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$153))); DQ(8) <= DQ_I(8) when DQ_OE(8) = '1' else 'Z'; DQ_OE(8) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(9) <= ((NOT $OpTx$FX_DC$137)
OR (D(9).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND NOT $OpTx$FX_DC$153) OR (D(1).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$153)); DQ(9) <= DQ_I(9) when DQ_OE(9) = '1' else 'Z'; DQ_OE(9) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(10) <= ((NOT $OpTx$FX_DC$137)
OR (D(10).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND NOT $OpTx$FX_DC$153) OR (D(2).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$153)); DQ(10) <= DQ_I(10) when DQ_OE(10) = '1' else 'Z'; DQ_OE(10) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(11) <= ((NOT $OpTx$FX_DC$137)
OR (D(11).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND NOT $OpTx$FX_DC$153) OR (D(3).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$153)); DQ(11) <= DQ_I(11) when DQ_OE(11) = '1' else 'Z'; DQ_OE(11) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(12) <= ((D(12).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$153) OR (D(4).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND $OpTx$FX_DC$153)); DQ(12) <= DQ_I(12) when DQ_OE(12) = '1' else 'Z'; DQ_OE(12) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(13) <= ((D(13).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$153) OR (D(5).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND $OpTx$FX_DC$153)); DQ(13) <= DQ_I(13) when DQ_OE(13) = '1' else 'Z'; DQ_OE(13) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(14) <= ((D(14).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$153) OR (D(6).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND $OpTx$FX_DC$153)); DQ(14) <= DQ_I(14) when DQ_OE(14) = '1' else 'Z'; DQ_OE(14) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_I(15) <= ((D(15).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137 AND NOT $OpTx$FX_DC$153) OR (D(7).PIN AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137 AND $OpTx$FX_DC$153)); DQ(15) <= DQ_I(15) when DQ_OE(15) = '1' else 'Z'; DQ_OE(15) <= NOT DQ_9_IOBUFE/DQ_9_IOBUFE_TRST; |
|
DQ_9_IOBUFE/DQ_9_IOBUFE_TRST <= ((RW AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND
$OpTx$FX_DC$137) OR (AS AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137) OR (NOT lancp AND NOT $OpTx$FX_DC$127 AND NOT A_LAN_9_or0001/A_LAN_9_or0001_D2 AND $OpTx$FX_DC$137)); |
| DQ_and0000/DQ_and0000_D2 <= (NOT RW AND NOT AS AND NOT LDS AND UDS AND lancp); |
| DQ_and0001/DQ_and0001_D2 <= (NOT RW AND NOT AS AND LDS AND NOT UDS AND lancp); |
| FDCPE_DS_D: FDCPE port map (DS_D,$OpTx$FX_DC$126,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0','0',RESET); |
|
DTACK_I <= '0';
DTACK <= DTACK_I when DTACK_OE = '1' else 'Z'; DTACK_OE <= (NOT AS AND ide AND IDE_WAIT); |
|
D_9_IOBUFE/D_9_IOBUFE_TRST <= ((NOT D_and0000/D_and0000_D2 AND NOT $OpTx$FX_DC$129)
OR (NOT autoconfig AND NOT ide AND NOT D_and0000/D_and0000_D2 AND $OpTx$FX_DC$141)); |
| D_and0000/D_and0000_D2 <= (lan_adr AND NOT lan_adr_sw AND $OpTx$FX_DC$129); |
|
FDCPE_Dout10: FDCPE port map (Dout1(0),Dout1_D(0),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
Dout1_D(0) <= ((NOT A(5) AND A(4) AND NOT A(2) AND NOT AS AND A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND A(4) AND A(1) AND NOT AS AND A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT AS AND NOT A(3) AND A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT AS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND A(2) AND NOT A(1) AND NOT AS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT Dout1(0) AND NOT $OpTx$FX_DC$160) OR (A(5) AND NOT A(4) AND A(2) AND NOT A(3) AND NOT A(6) AND $OpTx$FX_DC$160) OR (NOT A(4) AND A(2) AND NOT AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(6) AND $OpTx$FX_DC$160) OR (A(5) AND NOT A(4) AND A(2) AND A(1) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(0) AND NOT A(6) AND $OpTx$FX_DC$160)); |
|
FDCPE_Dout11: FDCPE port map (Dout1(1),Dout1_D(1),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
Dout1_D(1) <= ((NOT A(5) AND NOT A(4) AND NOT AS AND NOT AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND A(4) AND NOT A(1) AND NOT AS AND A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND A(4) AND A(2) AND NOT A(1) AND NOT AS AND AUTO_CONFIG_DONE(1) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND NOT A(4) AND A(1) AND NOT AS AND AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT AS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND NOT A(2) AND A(1) AND NOT AS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT Dout1(1) AND NOT $OpTx$FX_DC$160) OR (A(5) AND NOT A(4) AND A(2) AND NOT A(1) AND NOT A(3) AND NOT A(6) AND $OpTx$FX_DC$160) OR (NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT AS AND NOT A(3) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND A(4) AND A(2) AND NOT AS AND A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126)); |
|
FDCPE_Dout12: FDCPE port map (Dout1(2),Dout1_D(2),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
Dout1_D(2) <= ((A(2) AND A(6) AND $OpTx$FX_DC$160) OR (A(1) AND A(3) AND $OpTx$FX_DC$160) OR (A(4) AND NOT A(1) AND NOT A(3) AND $OpTx$FX_DC$160) OR (NOT A(2) AND NOT A(1) AND NOT A(6) AND $OpTx$FX_DC$160) OR (NOT A(1) AND AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(6) AND $OpTx$FX_DC$160) OR (NOT A(5) AND NOT A(4) AND A(2) AND A(1) AND NOT AS AND NOT AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (Dout1(2) AND NOT $OpTx$FX_DC$160) OR (A(5) AND $OpTx$FX_DC$160 AND NOT $OpTx$FX_DC$195) OR (A(4) AND NOT A(2) AND $OpTx$FX_DC$160) OR (NOT A(4) AND A(3) AND $OpTx$FX_DC$160)); |
|
FDCPE_Dout13: FDCPE port map (Dout1(3),Dout1_D(3),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
Dout1_D(3) <= ((NOT A(5) AND A(4) AND A(2) AND A(1) AND NOT AS AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND A(4) AND A(1) AND NOT AS AND NOT A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND A(1) AND NOT AS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND A(4) AND NOT A(2) AND NOT A(1) AND NOT AS AND A(3) AND NOT A(6) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT Dout1(3) AND NOT $OpTx$FX_DC$160) OR (A(5) AND NOT A(4) AND A(2) AND NOT A(1) AND NOT A(3) AND NOT A(6) AND $OpTx$FX_DC$160) OR (NOT A(5) AND NOT A(4) AND NOT A(2) AND A(1) AND NOT AS AND NOT A(3) AND autoconfig AND NOT $OpTx$FX_DC$126) OR (NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT AS AND NOT A(3) AND A(6) AND autoconfig AND NOT $OpTx$FX_DC$126)); |
| IDE_A(0) <= A(9); |
| IDE_A(1) <= A(10); |
| IDE_A(2) <= A(11); |
|
FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),IDE_BASEADR_D(0),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
IDE_BASEADR_D(0) <= ((D(8).PIN AND $OpTx$FX_DC$158) OR (IDE_BASEADR(0) AND NOT $OpTx$FX_DC$158)); |
|
FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),IDE_BASEADR_D(1),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
IDE_BASEADR_D(1) <= ((D(9).PIN AND $OpTx$FX_DC$158) OR (IDE_BASEADR(1) AND NOT $OpTx$FX_DC$158)); |
|
FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),IDE_BASEADR_D(2),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
IDE_BASEADR_D(2) <= ((D(10).PIN AND $OpTx$FX_DC$158) OR (IDE_BASEADR(2) AND NOT $OpTx$FX_DC$158)); |
|
FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),IDE_BASEADR_D(3),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
IDE_BASEADR_D(3) <= ((D(11).PIN AND $OpTx$FX_DC$158) OR (IDE_BASEADR(3) AND NOT $OpTx$FX_DC$158)); |
|
FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),IDE_BASEADR_D(4),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
IDE_BASEADR_D(4) <= ((D(12).PIN AND $OpTx$FX_DC$158) OR (IDE_BASEADR(4) AND NOT $OpTx$FX_DC$158)); |
|
FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),IDE_BASEADR_D(5),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
IDE_BASEADR_D(5) <= ((D(13).PIN AND $OpTx$FX_DC$158) OR (IDE_BASEADR(5) AND NOT $OpTx$FX_DC$158)); |
|
FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),IDE_BASEADR_D(6),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
IDE_BASEADR_D(6) <= ((D(14).PIN AND $OpTx$FX_DC$158) OR (IDE_BASEADR(6) AND NOT $OpTx$FX_DC$158)); |
|
FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),IDE_BASEADR_D(7),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
IDE_BASEADR_D(7) <= ((D(15).PIN AND $OpTx$FX_DC$158) OR (IDE_BASEADR(7) AND NOT $OpTx$FX_DC$158)); |
| IDE_CS(0) <= NOT A(12); |
| IDE_CS(1) <= NOT A(13); |
|
FDCPE_IDE_ENABLE: FDCPE port map (IDE_ENABLE,'0',SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET,IDE_ENABLE_CE);
IDE_ENABLE_CE <= (NOT RW AND NOT AS AND ide); |
| IDE_R <= NOT ((NOT AS AND NOT IDE_R_S)); |
|
FDCPE_IDE_R_S: FDCPE port map (IDE_R_S,IDE_R_S_D,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
IDE_R_S_D <= (ide AND NOT IDE_ENABLE AND $OpTx$FX_DC$129); |
| IDE_W <= NOT ((NOT AS AND NOT IDE_W_S)); |
|
FDCPE_IDE_W_S: FDCPE port map (IDE_W_S,IDE_W_S_D,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
IDE_W_S_D <= (NOT RW AND NOT AS AND ide); |
|
INT2_OUT_I <= '0';
INT2_OUT <= INT2_OUT_I when INT2_OUT_OE = '1' else 'Z'; INT2_OUT_OE <= (LAN_INT_ENABLE AND NOT LAN_IRQ_OUT); |
|
INT6_OUT_I <= '0';
INT6_OUT <= INT6_OUT_I when INT6_OUT_OE = '1' else 'Z'; INT6_OUT_OE <= NOT CP_IRQ; |
|
FDCPE_LAN_BASEADR0: FDCPE port map (LAN_BASEADR(0),LAN_BASEADR_D(0),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
LAN_BASEADR_D(0) <= ((D(8).PIN AND $OpTx$FX_DC$156) OR (LAN_BASEADR(0) AND NOT $OpTx$FX_DC$156)); |
|
FDCPE_LAN_BASEADR1: FDCPE port map (LAN_BASEADR(1),LAN_BASEADR_D(1),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
LAN_BASEADR_D(1) <= ((D(9).PIN AND $OpTx$FX_DC$156) OR (LAN_BASEADR(1) AND NOT $OpTx$FX_DC$156)); |
|
FDCPE_LAN_BASEADR2: FDCPE port map (LAN_BASEADR(2),LAN_BASEADR_D(2),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
LAN_BASEADR_D(2) <= ((D(10).PIN AND $OpTx$FX_DC$156) OR (LAN_BASEADR(2) AND NOT $OpTx$FX_DC$156)); |
|
FDCPE_LAN_BASEADR3: FDCPE port map (LAN_BASEADR(3),LAN_BASEADR_D(3),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
LAN_BASEADR_D(3) <= ((D(11).PIN AND $OpTx$FX_DC$156) OR (LAN_BASEADR(3) AND NOT $OpTx$FX_DC$156)); |
|
FDCPE_LAN_BASEADR4: FDCPE port map (LAN_BASEADR(4),LAN_BASEADR_D(4),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
LAN_BASEADR_D(4) <= ((D(12).PIN AND $OpTx$FX_DC$156) OR (LAN_BASEADR(4) AND NOT $OpTx$FX_DC$156)); |
|
FDCPE_LAN_BASEADR5: FDCPE port map (LAN_BASEADR(5),LAN_BASEADR_D(5),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
LAN_BASEADR_D(5) <= ((D(13).PIN AND $OpTx$FX_DC$156) OR (LAN_BASEADR(5) AND NOT $OpTx$FX_DC$156)); |
|
FDCPE_LAN_BASEADR6: FDCPE port map (LAN_BASEADR(6),LAN_BASEADR_D(6),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
LAN_BASEADR_D(6) <= ((D(14).PIN AND $OpTx$FX_DC$156) OR (LAN_BASEADR(6) AND NOT $OpTx$FX_DC$156)); |
|
FDCPE_LAN_BASEADR7: FDCPE port map (LAN_BASEADR(7),LAN_BASEADR_D(7),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
LAN_BASEADR_D(7) <= ((D(15).PIN AND $OpTx$FX_DC$156) OR (LAN_BASEADR(7) AND NOT $OpTx$FX_DC$156)); |
| LAN_CFG(1) <= '0'; |
| LAN_CFG(2) <= '1'; |
| LAN_CFG(3) <= '0'; |
| LAN_CFG(4) <= '0'; |
|
LAN_CS <= ((RESET AND lan_adr)
OR (NOT RESET AND LAN_CS_RST)); |
|
FDCPE_LAN_CS_RST: FDCPE port map (LAN_CS_RST,LAN_CS_RST_D,CLK_EXT,'0','0');
LAN_CS_RST_D <= ((NOT RESET AND LAN_RST_SM_FSM_FFd3) OR (NOT RESET AND LAN_RST_SM_FSM_FFd2 AND NOT LAN_RST_SM_FSM_FFd1) OR (NOT RESET AND NOT LAN_RST_SM_FSM_FFd2 AND LAN_RST_SM_FSM_FFd1)); |
|
FDCPE_LAN_INT_ENABLE: FDCPE port map (LAN_INT_ENABLE,LAN_INT_ENABLE_D,SHUT_UP(2)/SHUT_UP(2)_CLKF,NOT RESET,'0');
LAN_INT_ENABLE_D <= ((D(15).PIN AND $OpTx$FX_DC$172) OR (LAN_INT_ENABLE AND NOT $OpTx$FX_DC$172)); |
| FDCPE_LAN_IRQ_D0: FDCPE port map (LAN_IRQ_D0,LAN_INT,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET); |
|
FDCPE_LAN_IRQ_OUT: FDCPE port map (LAN_IRQ_OUT,LAN_IRQ_OUT_D,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
LAN_IRQ_OUT_D <= ((NOT LAN_INT AND LAN_IRQ_D0) OR (LAN_INT_ENABLE AND NOT D(14).PIN AND NOT LAN_INT AND $OpTx$FX_DC$172) OR (LAN_INT_ENABLE AND NOT LAN_IRQ_OUT AND NOT LAN_INT AND NOT $OpTx$FX_DC$172)); |
| LAN_RD <= (LAN_RD_S AND $OpTx$FX_DC$174); |
|
FDCPE_LAN_RD_S: FDCPE port map (LAN_RD_S,LAN_RD_S_D,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0','0');
LAN_RD_S_D <= (RW AND lan_adr AND NOT A(15) AND NOT $OpTx$FX_DC$126); |
|
FDCPE_LAN_RST_SM_FSM_FFd1: FDCPE port map (LAN_RST_SM_FSM_FFd1,LAN_RST_SM_FSM_FFd1_D,CLK_EXT,'0','0');
LAN_RST_SM_FSM_FFd1_D <= ((NOT RESET AND NOT LAN_RST_SM_FSM_FFd3) OR (NOT RESET AND NOT LAN_RST_SM_FSM_FFd2 AND LAN_RST_SM_FSM_FFd1)); |
|
FDCPE_LAN_RST_SM_FSM_FFd2: FDCPE port map (LAN_RST_SM_FSM_FFd2,LAN_RST_SM_FSM_FFd2_D,CLK_EXT,'0','0');
LAN_RST_SM_FSM_FFd2_D <= ((RESET) OR (NOT LAN_RST_SM_FSM_FFd2 AND NOT LAN_RST_SM_FSM_FFd3) OR (LAN_RST_SM_FSM_FFd2 AND LAN_RST_SM_FSM_FFd3 AND LAN_RST_SM_FSM_FFd1)); |
|
FDCPE_LAN_RST_SM_FSM_FFd3: FDCPE port map (LAN_RST_SM_FSM_FFd3,LAN_RST_SM_FSM_FFd3_D,CLK_EXT,'0','0');
LAN_RST_SM_FSM_FFd3_D <= ((NOT RESET AND NOT $OpTx$FX_DC$137) OR (NOT RESET AND NOT LAN_RST_SM_FSM_FFd2 AND LAN_RST_SM_FSM_FFd3)); |
|
LAN_WRH <= ((LAN_WR_RST AND NOT $OpTx$FX_DC$174)
OR (LAN_WRH_S AND $OpTx$FX_DC$174)); |
|
FDCPE_LAN_WRH_S: FDCPE port map (LAN_WRH_S,LAN_WRH_S_D,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0','0');
LAN_WRH_S_D <= (NOT RW AND NOT LDS AND lan_adr AND NOT A(15)); |
|
LAN_WRL <= ((LAN_WR_RST AND NOT $OpTx$FX_DC$174)
OR (LAN_WRL_S AND $OpTx$FX_DC$174)); |
|
FDCPE_LAN_WRL_S: FDCPE port map (LAN_WRL_S,LAN_WRL_S_D,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0','0');
LAN_WRL_S_D <= (NOT RW AND NOT UDS AND lan_adr AND NOT A(15)); |
|
FDCPE_LAN_WR_RST: FDCPE port map (LAN_WR_RST,LAN_WR_RST_D,CLK_EXT,'0','0');
LAN_WR_RST_D <= ((NOT RESET AND LAN_RST_SM_FSM_FFd2 AND LAN_RST_SM_FSM_FFd3 AND NOT LAN_RST_SM_FSM_FFd1) OR (NOT RESET AND NOT LAN_RST_SM_FSM_FFd2 AND LAN_RST_SM_FSM_FFd3 AND LAN_RST_SM_FSM_FFd1)); |
|
MTACK_I <= '0';
MTACK <= MTACK_I when MTACK_OE = '1' else 'Z'; MTACK_OE <= '0'; |
|
OVR_I <= '0';
OVR <= OVR_I when OVR_OE = '1' else 'Z'; OVR_OE <= (NOT AS AND ide); |
|
OWN_I <= '0';
OWN <= OWN_I when OWN_OE = '1' else 'Z'; OWN_OE <= '0'; |
| ROM_B(0) <= '0'; |
| ROM_B(1) <= '0'; |
| ROM_OE <= NOT ((NOT AS AND NOT ROM_OE_S AND NOT AUTOBOOT_OFF)); |
|
FDCPE_ROM_OE_S: FDCPE port map (ROM_OE_S,ROM_OE_S_D,SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
ROM_OE_S_D <= (ide AND IDE_ENABLE AND $OpTx$FX_DC$129); |
|
FDCPE_SHUT_UP0: FDCPE port map (SHUT_UP(0),SHUT_UP_D(0),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
SHUT_UP_D(0) <= (SHUT_UP(0) AND NOT $OpTx$FX_DC$156); |
|
FDCPE_SHUT_UP1: FDCPE port map (SHUT_UP(1),SHUT_UP_D(1),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
SHUT_UP_D(1) <= (SHUT_UP(1) AND NOT $OpTx$FX_DC$157); |
|
SHUT_UP(2)/SHUT_UP(2)_CLKF <= C1
XOR SHUT_UP(2)/SHUT_UP(2)_CLKF <= C3; |
|
FDCPE_SHUT_UP2: FDCPE port map (SHUT_UP(2),SHUT_UP_D(2),SHUT_UP(2)/SHUT_UP(2)_CLKF,'0',NOT RESET);
SHUT_UP_D(2) <= (SHUT_UP(2) AND NOT $OpTx$FX_DC$158); |
|
SLAVE <= ((AS)
OR (NOT lan_adr AND NOT autoconfig AND NOT ide AND CP_CS)); |
|
FDCPE_autoconfig: FDCPE port map (autoconfig,autoconfig_D,NOT AS,NOT lancp/lancp_RSTF,'0');
autoconfig_D <= (A(23) AND A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(16) AND NOT A(18) AND NOT A(20) AND NOT CFIN AND CFOUT); |
|
cp_and0000/cp_and0000_D2 <= (A(23) AND A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(16) AND
NOT A(18) AND NOT A(20) AND NOT CFIN AND CFOUT); |
|
cp_and0001/cp_and0001_D2 <= ((SHUT_UP(0))
OR (LAN_BASEADR(4) AND NOT A(20)) OR (LAN_BASEADR(5) AND NOT A(21)) OR (NOT LAN_BASEADR(5) AND A(21)) OR (LAN_BASEADR(7) AND NOT A(23)) OR (NOT LAN_BASEADR(7) AND A(23)) OR (SHUT_UP(2)/SHUT_UP(2)_CLKF.EXP) OR (LAN_BASEADR(2) AND NOT A(18)) OR (NOT LAN_BASEADR(2) AND A(18)) OR (LAN_BASEADR(3) AND NOT A(19)) OR (NOT LAN_BASEADR(3) AND A(19)) OR (NOT LAN_BASEADR(4) AND A(20)) OR (LAN_BASEADR(0) AND NOT A(16)) OR (NOT LAN_BASEADR(0) AND A(16)) OR (LAN_BASEADR(1) AND NOT A(17)) OR (NOT LAN_BASEADR(1) AND A(17))); |
|
cp_and0002/cp_and0002_D2 <= ((SHUT_UP(1))
OR (EXP30_.EXP) OR (CP_BASEADR(2) AND NOT A(18)) OR (NOT CP_BASEADR(2) AND A(18)) OR (CP_BASEADR(3) AND NOT A(19)) OR (NOT CP_BASEADR(3) AND A(19)) OR (NOT CP_BASEADR(4) AND A(20)) OR (CP_BASEADR(4) AND NOT A(20)) OR (CP_BASEADR(5) AND NOT A(21)) OR (NOT CP_BASEADR(5) AND A(21)) OR (CP_BASEADR(7) AND NOT A(23)) OR (NOT CP_BASEADR(7) AND A(23)) OR (CP_BASEADR(0) AND NOT A(16)) OR (NOT CP_BASEADR(0) AND A(16)) OR (CP_BASEADR(1) AND NOT A(17)) OR (NOT CP_BASEADR(1) AND A(17))); |
|
FDCPE_ide: FDCPE port map (ide,ide_D,NOT AS,NOT lancp/lancp_RSTF,'0');
ide_D <= (cp_and0001/cp_and0001_D2 AND NOT cp_and0000/cp_and0000_D2 AND cp_and0002/cp_and0002_D2 AND NOT $OpTx$FX_DC$206); |
|
FDCPE_lan_adr: FDCPE port map (lan_adr,lan_adr_D,NOT AS,NOT lancp/lancp_RSTF,'0');
lan_adr_D <= (NOT cp_and0001/cp_and0001_D2 AND NOT cp_and0000/cp_and0000_D2); |
|
FDCPE_lan_adr_sw: FDCPE port map (lan_adr_sw,lan_adr_sw_D,NOT AS,NOT lancp/lancp_RSTF,'0');
lan_adr_sw_D <= ((NOT A(13) AND NOT cp_and0001/cp_and0001_D2 AND NOT cp_and0000/cp_and0000_D2) OR (NOT A(14) AND NOT cp_and0001/cp_and0001_D2 AND NOT cp_and0000/cp_and0000_D2)); |
|
FDCPE_lancp: FDCPE port map (lancp,lancp_D,NOT AS,NOT lancp/lancp_RSTF,'0');
lancp_D <= ((cp_and0000/cp_and0000_D2) OR (cp_and0001/cp_and0001_D2 AND cp_and0002/cp_and0002_D2 AND $OpTx$FX_DC$206)); |
| lancp/lancp_RSTF <= (RESET AND BERR); |
|
Register Legend:
FDCPE (Q,D,C,CLR,PRE,CE); FTCPE (Q,D,C,CLR,PRE,CE); LDCP (Q,D,G,CLR,PRE); |