| ********** Mapped Logic ********** |
|
FDCPE_AUTOCONFIG_IN_PROGRESS: FDCPE port map (AUTOCONFIG_IN_PROGRESS,AUTOCONFIG_IN_PROGRESS_D,ide/ide_CLKF,'0','0');
AUTOCONFIG_IN_PROGRESS_D <= (NOT AS AND autoconfig); |
| FDCPE_AUTO_CONFIG_DONE0: FDCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_CYCLE(0),AS,NOT RESET,'0'); |
| FDCPE_AUTO_CONFIG_DONE1: FDCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_CYCLE(1),AS,NOT RESET,'0'); |
| FDCPE_AUTO_CONFIG_DONE2: FDCPE port map (AUTO_CONFIG_DONE(2),AUTO_CONFIG_DONE_CYCLE(2),AS,NOT RESET,'0'); |
|
FDCPE_AUTO_CONFIG_DONE_CYCLE0: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(0),AUTO_CONFIG_DONE_CYCLE_D(0),ide/ide_CLKF,'0','0');
AUTO_CONFIG_DONE_CYCLE_D(0) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(0)) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig)); |
|
FDCPE_AUTO_CONFIG_DONE_CYCLE1: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(1),AUTO_CONFIG_DONE_CYCLE_D(1),ide/ide_CLKF,'0','0');
AUTO_CONFIG_DONE_CYCLE_D(1) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(1)) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig)); |
|
FDCPE_AUTO_CONFIG_DONE_CYCLE2: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(2),AUTO_CONFIG_DONE_CYCLE_D(2),ide/ide_CLKF,'0','0');
AUTO_CONFIG_DONE_CYCLE_D(2) <= ((RESET AND AUTO_CONFIG_DONE_CYCLE(2)) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig)); |
|
D_I(0) <= '1';
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z'; D_OE(0) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(1) <= '1';
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z'; D_OE(1) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(2) <= '1';
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z'; D_OE(2) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(3) <= '1';
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z'; D_OE(3) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(4) <= '1';
D(4) <= D_I(4) when D_OE(4) = '1' else 'Z'; D_OE(4) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(5) <= '1';
D(5) <= D_I(5) when D_OE(5) = '1' else 'Z'; D_OE(5) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(6) <= '1';
D(6) <= D_I(6) when D_OE(6) = '1' else 'Z'; D_OE(6) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(7) <= '1';
D(7) <= D_I(7) when D_OE(7) = '1' else 'Z'; D_OE(7) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(8) <= '1';
D(8) <= D_I(8) when D_OE(8) = '1' else 'Z'; D_OE(8) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(9) <= '1';
D(9) <= D_I(9) when D_OE(9) = '1' else 'Z'; D_OE(9) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(10) <= '1';
D(10) <= D_I(10) when D_OE(10) = '1' else 'Z'; D_OE(10) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(11) <= '1';
D(11) <= D_I(11) when D_OE(11) = '1' else 'Z'; D_OE(11) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
FDCPE_D12_BUFR: FDCPE port map (D(12)_BUFR,D_D(12)_BUFR,ide/ide_CLKF,'0','0');
D_D(12)_BUFR <= ((RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(1) AND NOT A(6) AND NOT A(3) AND A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND A(5) AND NOT A(4) AND A(1) AND NOT A(6) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (ROM_OE_S.EXP) OR (RESET AND NOT D(12) AND NOT RW) OR (RESET AND NOT D(12) AND AS) OR (RESET AND NOT D(12) AND NOT autoconfig) OR (RESET AND NOT D(12) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(4) AND A(1) AND NOT A(6) AND NOT A(3) AND A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND AUTOBOOT_OFF AND autoconfig)); |
|
D_I(12) <= D(12)_BUFR;
D(12) <= D_I(12) when D_OE(12) = '1' else 'Z'; D_OE(12) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
FDCPE_D13_BUFR: FDCPE port map (D(13)_BUFR,D_D(13)_BUFR,ide/ide_CLKF,'0','0');
D_D(13)_BUFR <= ((IDE_BASEADR(6).EXP) OR (RESET AND NOT D(13) AND NOT RW) OR (RESET AND NOT D(13) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(6) AND NOT A(3) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(6) AND NOT A(3) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(1) AND NOT A(6) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND NOT D(13) AND AS) OR (RESET AND NOT D(13) AND NOT autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(6) AND A(3) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig)); |
|
D_I(13) <= D(13)_BUFR;
D(13) <= D_I(13) when D_OE(13) = '1' else 'Z'; D_OE(13) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
D_I(14) <= D(14)_BUFR;
D(14) <= D_I(14) when D_OE(14) = '1' else 'Z'; D_OE(14) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
FDCPE_D14_BUFR: FDCPE port map (D(14)_BUFR,D_D(14)_BUFR,ide/ide_CLKF,'0','0');
D_D(14)_BUFR <= ((EXP16_.EXP) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(4) AND A(1) AND NOT A(6) AND NOT A(3) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND NOT D(14) AND NOT RW) OR (RESET AND NOT D(14) AND AS) OR (RESET AND NOT D(14) AND NOT autoconfig) OR (RESET AND NOT D(14) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(1) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(6) AND NOT A(3) AND A(2) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig)); |
|
D_I(15) <= D(15)_BUFR;
D(15) <= D_I(15) when D_OE(15) = '1' else 'Z'; D_OE(15) <= (RW AND AUTOCONFIG_IN_PROGRESS); |
|
FDCPE_D15_BUFR: FDCPE port map (D(15)_BUFR,D_D(15)_BUFR,ide/ide_CLKF,'0','0');
D_D(15)_BUFR <= ((RESET AND NOT D(15) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_DONE(2)) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(0) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND NOT A(4) AND A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE(2) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND A(1) AND NOT A(6) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND A(5) AND NOT A(4) AND NOT A(1) AND NOT A(6) AND NOT A(3) AND A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(4) AND NOT A(1) AND NOT A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig) OR (RESET AND NOT D(15) AND NOT RW) OR (RESET AND NOT D(15) AND AS) OR (RESET AND NOT D(15) AND NOT autoconfig) OR (RESET AND RW AND NOT AS AND NOT A(5) AND A(1) AND NOT A(6) AND NOT A(3) AND NOT A(2) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig)); |
|
DTACK_I <= '0';
DTACK <= DTACK_I when DTACK_OE = '1' else 'Z'; DTACK_OE <= '0'; |
| IDE_A(0) <= A(9); |
| IDE_A(1) <= A(10); |
| IDE_A(2) <= A(11); |
|
FTCPE_IDE_BASEADR0: FTCPE port map (IDE_BASEADR(0),IDE_BASEADR_T(0),ide/ide_CLKF,'0','0');
IDE_BASEADR_T(0) <= ((NOT RESET AND NOT IDE_BASEADR(0)) OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT IDE_BASEADR(0) AND autoconfig AND D(8).PIN) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(0) AND autoconfig AND NOT D(8).PIN)); |
|
FTCPE_IDE_BASEADR1: FTCPE port map (IDE_BASEADR(1),IDE_BASEADR_T(1),ide/ide_CLKF,'0','0');
IDE_BASEADR_T(1) <= ((NOT RESET AND NOT IDE_BASEADR(1)) OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT IDE_BASEADR(1) AND autoconfig AND D(9).PIN) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(1) AND autoconfig AND NOT D(9).PIN)); |
|
FTCPE_IDE_BASEADR2: FTCPE port map (IDE_BASEADR(2),IDE_BASEADR_T(2),ide/ide_CLKF,'0','0');
IDE_BASEADR_T(2) <= ((NOT RESET AND NOT IDE_BASEADR(2)) OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT IDE_BASEADR(2) AND autoconfig AND D(10).PIN) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(2) AND autoconfig AND NOT D(10).PIN)); |
|
FTCPE_IDE_BASEADR3: FTCPE port map (IDE_BASEADR(3),IDE_BASEADR_T(3),ide/ide_CLKF,'0','0');
IDE_BASEADR_T(3) <= ((NOT RESET AND NOT IDE_BASEADR(3)) OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT IDE_BASEADR(3) AND autoconfig AND D(11).PIN) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(3) AND autoconfig AND NOT D(11).PIN)); |
|
FTCPE_IDE_BASEADR4: FTCPE port map (IDE_BASEADR(4),IDE_BASEADR_T(4),ide/ide_CLKF,'0','0');
IDE_BASEADR_T(4) <= ((NOT RESET AND NOT IDE_BASEADR(4)) OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT IDE_BASEADR(4) AND autoconfig AND D(12).PIN) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(4) AND autoconfig AND NOT D(12).PIN)); |
|
FTCPE_IDE_BASEADR5: FTCPE port map (IDE_BASEADR(5),IDE_BASEADR_T(5),ide/ide_CLKF,'0','0');
IDE_BASEADR_T(5) <= ((NOT RESET AND NOT IDE_BASEADR(5)) OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT IDE_BASEADR(5) AND autoconfig AND D(13).PIN) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(5) AND autoconfig AND NOT D(13).PIN)); |
|
FTCPE_IDE_BASEADR6: FTCPE port map (IDE_BASEADR(6),IDE_BASEADR_T(6),ide/ide_CLKF,'0','0');
IDE_BASEADR_T(6) <= ((NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT IDE_BASEADR(6) AND autoconfig AND D(14).PIN) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(6) AND autoconfig AND NOT D(14).PIN) OR (NOT RESET AND NOT IDE_BASEADR(6))); |
|
FTCPE_IDE_BASEADR7: FTCPE port map (IDE_BASEADR(7),IDE_BASEADR_T(7),ide/ide_CLKF,'0','0');
IDE_BASEADR_T(7) <= ((RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND IDE_BASEADR(7) AND autoconfig AND NOT D(15).PIN) OR (NOT RESET AND NOT IDE_BASEADR(7)) OR (NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT IDE_BASEADR(7) AND autoconfig AND D(15).PIN)); |
| IDE_CS(0) <= NOT A(12); |
| IDE_CS(1) <= NOT A(13); |
|
FDCPE_IDE_ENABLE: FDCPE port map (IDE_ENABLE,IDE_ENABLE_D,ide/ide_CLKF,'0','0');
IDE_ENABLE_D <= ((RESET AND NOT IDE_ENABLE) OR (RESET AND NOT RW AND NOT AS AND ide)); |
|
FDCPE_IDE_R: FDCPE port map (IDE_R,IDE_R_D,ide/ide_CLKF,'0','0');
IDE_R_D <= (RESET AND RW AND NOT AS AND NOT IDE_ENABLE AND ide); |
|
FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,ide/ide_CLKF,'0','0');
IDE_W_D <= (RESET AND NOT RW AND NOT AS AND ide); |
| ROM_B(0) <= '0'; |
| ROM_B(1) <= '0'; |
|
FDCPE_ROM_OE: FDCPE port map (ROM_OE,ROM_OE_D,ide/ide_CLKF,'0','0');
ROM_OE_D <= (RESET AND RW AND NOT AS AND IDE_ENABLE AND ide); |
|
FDCPE_SHUT_UP1: FDCPE port map (SHUT_UP(1),SHUT_UP_D(1),ide/ide_CLKF,'0','0');
SHUT_UP_D(1) <= ((RESET AND NOT SHUT_UP(1)) OR (RESET AND NOT UDS AND NOT RW AND NOT AS AND NOT A(5) AND NOT A(4) AND NOT A(1) AND A(6) AND A(3) AND NOT A(2) AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND autoconfig)); |
|
FDCPE_autoconfig: FDCPE port map (autoconfig,autoconfig_D,ide/ide_CLKF,'0','0');
autoconfig_D <= ((A(23) AND A(22) AND A(21) AND A(19) AND NOT AUTO_CONFIG_DONE(0) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18)) OR (A(23) AND A(22) AND A(21) AND A(19) AND NOT AUTO_CONFIG_DONE(1) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18)) OR (A(23) AND A(22) AND A(21) AND A(19) AND NOT AUTO_CONFIG_DONE(2) AND BERR AND NOT A(17) AND NOT A(16) AND NOT A(20) AND NOT A(18))); |
|
FDCPE_ide: FDCPE port map (ide,ide_D,ide/ide_CLKF,'0','0');
ide_D <= ((SHUT_UP(1)) OR (NOT BERR) OR (EXP20_.EXP) OR (A(23) AND NOT IDE_BASEADR(7)) OR (NOT A(23) AND IDE_BASEADR(7)) OR (A(22) AND NOT IDE_BASEADR(6)) OR (NOT A(22) AND IDE_BASEADR(6)) OR (IDE_BASEADR(1) AND NOT A(17)) OR (autoconfig.EXP) OR (IDE_BASEADR(0) AND NOT A(16)) OR (NOT IDE_BASEADR(0) AND A(16)) OR (NOT IDE_BASEADR(1) AND A(17)) OR (IDE_BASEADR(2) AND NOT A(18)) OR (NOT IDE_BASEADR(2) AND A(18)) OR (A(19) AND NOT IDE_BASEADR(3)) OR (NOT A(19) AND IDE_BASEADR(3))); |
|
ide/ide_CLKF <= NOT (C3
XOR ide/ide_CLKF <= NOT (C1); |
|
Register Legend:
FDCPE (Q,D,C,CLR,PRE,CE); FTCPE (Q,D,C,CLR,PRE,CE); LDCP (Q,D,G,CLR,PRE); |